
RCSL No: 44-RT1803

Edition: August 1977

Author: Mogens Verner Pedersen

Title:

TECHNICAL MANUAL

AMX702

Keywords:

RC3600, Asynchronous Telemultiplexor.

Abstract:

This paper contains the drawings and the description of the AMX702 Asynchronous Telemultiplexor.

(72 printed pages)

**Copyright © 1983, A/S Regnecentralen af 1979
RC Computer A/S
Printed by A/S Regnecentralen af 1979, Copenhagen**

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

FOREWORD

The AMX 702 is a revised edition of AMX 701. The hardware is the same, but all the IC's have been replaced and renumbered, so the diagrams for AMX 701 or AMX 702 cannot be used for the other controller. The two editions are completely plug compatible and seen from a software point of view they are completely identically.

CONTENTS	Page
DESCRIPTION	1
Data Paths in the AMX 702	1
Data Bus Connection and Device Selection	3
Data Out Register	3
Data In Register	3
Clock Generator	3
Output Buffer and Input Buffer	7
Universal Asynchronous Receiver/Transmitter	11
Modem Control Input Multiplexer	12
Modem Out and Break Register	12
Control Logic	12
Interrupt Request	13
 MICROPROGRAM FOR THE AMX 702	
AMX/Reset	14
DOA/Command	15
DOB/Command	21
Poll/Modem Status	22
Poll/Re Data	23
Poll/Transmitter	24
 Cable Assembly Drawings.....	25
Signal Lists	26
Logic Diagrams	27
Description of the AMT 701	61
Logic Diagram of the AMT 701/AMX 702	62
Test Plugs for the AMX 701.....	63
Drawings for Test Plugs	64
PCB Assembly Drawing.....	66

DESCRIPTION

The Asynchronous Multiplexer AMX 702 is a controller to the RC 3600 computer, which enables the computer to communicate with up to 8 asynchronous terminals.

Normally the multiplexer is connected to the terminals via the junction panel VJP 703.




Fig. 1

DATA PATHS in AMX 702

Figure 2 shows the Data Paths in AMX 702, and is also a block diagram for the unit. In each block is written the page number showing where in the logic diagrams, each block is drawn. The function of the controller is described in the Programmers Reference Manual and its contents is supposed to be wellknown.

The description follows the diagrams for the Data Paths in AMX 702.




Figure 2

DATA BUS Connection and Device Selection

The bus connection is made in the normal way.

When a Data Out command with correct device number arrives, then the command is stored in Command Register, and the data is stored in the Data Out Register. The signal DATA OUT command is sent to the Control Logic to say that an event requesting action from Control Logic has occurred in the I/O Bus.

DATA OUT Register

In the DATA OUT Register the following information is stored:

1. After a DOA instruction the command is stored in bit (12:15), and the Channel No. in bit (5:7).
2. After a DOB instruction the character is to be transferred to the Output Buffer stored in bit (8:15) and the Channel No. in bit (5:7).
3. After a DOC instruction the initialization conditions are stored in bit (10:15).


DATA IN Register

Input characters, their status bits and status information concerning the controller itself are stored in the DATA IN Register.



CLOCK Generator

The CLOCK Generator generates clock pulses for:

1. Oscillator Clock System
2. Logic Clock System
3. Clock pulses to the UAR/T's.



TIMING for LOGIC CLOCK SYSTEM

TIMING DIAGRAM FOR MASTER CLOCK GENERATOR
LOGIC DIAGRAM AMX 08AMX 701
AMX 702

R 11282

Figure 3

Clock Generator, continued:

The two first systems are described in the timing diagram on figure 3 and the logic diagram AMX 08.


A block diagram of the clock pulses to the UAR/T's is provided in Figure 4. The UAR/T is a Universal Asynchronous Receiver/Transmitter and is a Large Scale Integrated Circuit. The UAR/T needs clock pulses for both the receiver and the transmitter parts. The clock pulses to the UAR/T must have a frequency 16 times the required bit rate. In AMX 702 the bit rate is controlled by the program, which may use different bit rates for receiver and for transmitter.

The OSC/Chan. No. Counter is a free running counter and its output is used as address for the different RAM's and demultiplexers in the circuit. The circuit is running in four steps and in these four steps the circuits take care of the clock for the receiver or the transmitter part of one channel.

The functions of the circuit in each step are:

1. The OSC/Chan. No. Counter changes and addresses an 8 bit number in the Frequency Divider RAM.
2. The number stored in the RAM is loaded into the Frequency Divider Latch and Counter.
3. The number in the Frequency Divider Latch and Counter is increased by one, and the Carry is one if the new number is 240, else it is zero.
4. If Carry is zero the new number is written back into the same position in the Frequency Divider RAM. If Carry is one the clock is set to one in the right flip-flop in the demultiplexer, and a number is written into the Frequency Divider RAM from N-Prom. The output from the N-Prom is a coding of the contents of the n-RAM.

Write n - RAM



Time (shifting to)	Action	Action if DOC instruction
1	Change Chan. No.	
2	Load Latch	Write n - RAM
3	Count in Latch	
4	Write back in RAM Set Clock=1 if Carry	

AMX701
AMX702BLOCK DIAGRAM FOR GENERATION OF CLOCK
TO UAR/T

Logic Diagram AMX 09, AMX 10, AMX 11

Figure 4

R 11283

CLOCK Generator, continued:

If the addressed n-RAM contains the number 3, it means the channel has to operate at 1200 bps (see section 3.2 in the Reference Manual). The number 3 in the n-RAM is converted to the number 232 by the N-Prom, and after a Carry the number written into the Frequency Divider, RAM is 232 in this case. Next time the channel is addressed by the OSC/Chan. No. Counter, the number 232 is loaded into the Latch, and increased by one, and written back in the RAM again. This is repeated until the number in the Latch is 240, which gives a Carry, sets the clock flip-flop to one again and loads the RAM back to 232. In this way the clock flip-flop is set to one at a rate 8 times lower than the maximum bit rate $240 - 232 = 8$. The maximum bit rate is 9600 bps, so in this case the bit rate will be 1200 bps.


The contents of the n-RAM is changed by a DOC command with DATA OUT 10=1. Figure 5 shows the timing for the DOC command. The new contents of the n-RAM are written into the RAM at OSC/Time 1 and has no unwanted influence on the operation of the Frequency Divider.

OUTPUT BUFFER and INPUT BUFFER

The AMX 702 contains 8 channels and each channel contains an Output Buffer and an Input Buffer. Each Output Buffer has 32 words of 8 bits and each Input Buffer has 32 words of 12 bits. The buffers are "first in first out" buffers (FIFO) and the block diagram on figure 6 shows how these 16 FIFO's are made out of 5 RAMs, each containing 256 words of 4 bits.


The buffer is addressed by the Write Pointer (used when writing into a buffer) or the Read Pointer (used when reading from a buffer) and by the Chan. No. (0:2). The Chan. No. is used as the three most significant bits in the addressing.

CLOCK for DOA or DOB COMMAND



x) P.No. is the number, which is stored in the Poll Channel Number Counter pos. 63.

CLOCK for DOC COMMAND



AMX702
Dwg. no.
R 12114

TIMING DIAGRAM FOR DOA, DOB AND DOC COMMAND
Logic Diagram AMX 08 and AMX 17

Figure 5




Figure 6

OUTPUT BUFFER and INPUT BUFFER, continued:

When the Control Logic want to read a character from the Input Buffer it is done in the following way:

1. The correct Write Pointer, Read Pointer and Empty Full status is addressed, and loaded into the Latch.
2. The Input Buffer is now addressed and if Buff Empty=0, then a strobe is sent to the Data In Reg loading the contents of the addressed cell in the Input Buffer into the Data In Reg.
3. If Buff Empty=0 the Control Logic sets Count Re Pointer=1 and the new Read Pointer is increased by one. Now the new Read Pointer and the new Write Pointer are compared and if they are equal the set Empty signal goes to one.
4. The new Read Pointer and the new Write Pointer are written into the Pointers RAM again and in case of Buff Empty=0, the Read Pointer is increased by one. If the new Pointer is equal after a Read, this means that the buffer goes empty and the status is stored in the Empty Full RAM, too. (If they go equal during a write this means that the buffer goes full and this is stored, too).

Writing from a buffer is almost the same. What is different is that the Write Pointer is increased instead of the Read Pointer, and that a strobe is sent to the UARIT instead of the Data In Reg.

Clearing a buffer is done by means of the Control Logic by setting all bits in Read and in Write Pointer to logical one and by setting the Empty bit to one.

UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The Universal Asynchronous Receiver/Transmitter (UAR/T) in the AMX 702 is an LSI device constructed on a single monolithic chip utilizing MTNS P-channel enhancement mode transistors. The controller uses 8 UAR/T's, one for each channel. Each UAR/T contains a Receiver part, a Transmitter part and Control part common for both the Receiver part and the Transmitter part.

1. Receiver part.

When a character is received it is checked for correct parity and for correct stopbit, and the character is stored in the Re Data Reg in the UAR/T. The signal Re Data Available goes to one, telling the Control Logic that a character and its status bits are ready. The output from the UAR/T is tristate logic and the Control Logic is polling the Re Data Registers in the UAR/T's by setting the signal Enable Re Data to one, which transfers the data from the Re Data Reg to the output of the UAR/T. When the Control Logic has transferred a character and its status bits from Re Data Reg to the Input Buffer, it sets the signal Reset Data Available to one, which resets the signal Re Data Available.

2. Transmitter part.

The Control Logic transfers data from the Output Buffer to the UAR/T by setting the signal Write Strobe to one, which loads the character into Data Holding Register in the UAR/T. The UAR/T starts to transmit the character with a start bit, 5 to 8 data bits, and possibly one parity bit (odd or even), and with one or two stop bits. When the Data Holding Register can accept a new character the signal Trans Buffer Empty goes to one.

3. Control part.

The Control part of the UAR/T takes care of the following parameter for the Receiving and Transmitting:

1. Char. length (5,6,7 or 8 bits).
2. Odd/even parity or no parity.
3. one or two stop bits (only for transmitting).

Which parameter a UAR/T has to use is loaded in the Control Bit Holding Register in the UAR/T by a DOC command. The DOC command sets the signal Control Strobe to one, loading the DATA OUT (11:15) into the Control Bit Holding Register as shown on figure 5.

MODEM CONTROL INPUT MULTIPLEXER

The Modem Control Input signal is multiplexed, so that the input from the correct channel is available for the Control Logic.

MODEM OUT and BREAK REGISTER

These two registers are constructed on two addressable Latches. The IORST sets all signals to logical zero.

CONTROL LOGIC

The Control Logic controlling the 8 UAR/T's, the Output Buffer, the Input Buffer, the Data Out Register and the Data In Register. Figure 5 shows a timing diagram for the Control Logic. The unit has two states namely the Bus State and the Poll State.

In Bus State the logic takes care of DOA commands, DOB commands and IORST, and the Chan. No. is DATA OUT (5:7) for the DOA and the DOB command.

In the Poll State the Control Logic senses the Modem Control Input signals, it transfers data from Output Buffer to the UAR/T or it transfers received data from UAR/T to the Input Buffer. The Chan. No. is now the output from the Poll/Chan. No. counter, like it is under a IORST, although an IORST is executed in Bus State.

The timing diagram shows how the signal DATA OUT/command sets the Bus State Request flip-flop, which stops the Poll/Chan. No. counter, and sets the unit in Bus State. In Bus State the signal Command Finished clears the DATA OUT/command signal and ends the Bus State.

CONTROL LOGIC, continued:

The IORST sets the Bus State and the AMX/Reset Reg, and sets the Poll/Chan. No. counter to zero. Poll/Chan. No. is used as Chan. No. during AMX/Reset and Command Finished is not set to one until Poll/Chan. No. 8 is one. Poll/Chan. No. 8 is one when the counter has reached to 8 and All Channel is then cleared by AMX/Reset.

The microprogram run by the Control Logic is explained in details in the 8 pages for Bus State for AMX 702 and in the 3 pages for Poll State for AMX 702. The microprogram used by the Logic in Bus State is determined by the arrived command, and for the Poll State it is determined by priority logic in the controller.

The priority is:

1. Poll/Modem Status
2. Poll/Re Data
3. Poll/Trans Data

INTERRUPT REQUEST

The controller has no BUSY flag and no DONE flag, but it can send an Interrupt Request. It has a flip-flop called Dummy DONE, which operates like a normal DONE flag but it cannot be sensed by the program. Dummy DONE is set by the Control Logic when input arrives to the Input Buffer and when an Output Buffer goes empty. Dummy DONE is only set to one if the controller has sent the command Enable Interrupt and setting Dummy DONE clears the Enable Interrupt flip-flop. If Dummy DONE is one and if Interrupt Disable is zero, the controller sends an Interrupt Request. Interrupt Disable is controlled by Mask bit 2.

BUS STATE for AMX 701/AMX 702

Time (shifting to)	AMX / Reset (IORST)	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch x) Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg	Set Select Out Buffer = 0 Set Count Re Pointer = 0 Set Count Wr Pointer = 0 Set Read from Buffer = 0 Set Chan. Clear = 0
4	<u>Set Receive-mode</u> = 0 <u>Set Transmit-mode</u> = 0	

x) Set DATA TERM READY OFFSet Trans Data to logic one (Stop Break)

Microprogram for AMX 701/AMX 702

AMX / Reset

BUS STATE for AMX 701/AMX 702

Time (shifting to)	DOA/Command Receive, Stop Receive Transmit, Stop Transmit	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg	<u>Set Count Re Pointer</u> = 0 <u>Set Count Wr Pointer</u> = 0 <u>Set Read from Buffer</u> = 0 <u>If Transmit</u> = 1 <u>Then Select Out Buffer</u> = 1 <u>If Receive ! Transmit</u> = 1 <u>And DATA OUT 11</u> = 1 <u>Then Chan. Clear</u> = 1
4	<u>If Chan. Clear</u> = 1 <u>Then Write Pointer RAM</u> x)	

- x) If Receive = 1 Then Set Receive-mode = 1
If Stop Receive = 1 Then Set Receive-mode = 0
If Transmit = 1 Then Set Transmit-mode = 1
If Stop Transmit = 1 Then Set Transmit-mode = 0

Microprogram for AMX 701/702

DOA/Command

BUS STATE for AMX 701/AMX 702

Time (shifting to)	DOA/Command Select In Buffer	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg <u>If Buff Empty = 1</u> <u>Then Set Empty Status</u>	Set Select Out Buffer = 0 Set Count Re Pointer = 1 Set Count Wr Pointer = 0 Set Read from Buffer = 1 Set Chan. Clear = 0
4	<u>If Buff Empty = 0</u> <u>Then Write Pointer RAM</u>	

Microprogram for AMX 701/AMX 702

DOA/Command

BUS STATE for AMX 701/AMX 702

Time (shifting to)	DOA/Command Select Modem Status	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg Setting: DIA DATA 0=Calling Ind Reg DIA DATA 1=Carrier Reg DIA DATA 2=Data Set Ready Reg	Set Select Out Buffer = 0 Set Count Re Pointer = 0 Set Count Wr Pointer = 0 Set Read from Buffer = 0 Set Chan. Clear = 0
4		

Microprogram for AMX 701 /AMX 702
DOA/Command

BUS STATE for AMX 701/AMX 702

Time (shifting to)	DOA/ Command Select In Buff Status Select Out Buff Status	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg Setting: DIA DATA 0=Not Buff Full DIA DATA 1=Buff Empty DIA DATA 2=Logical zero	Set Count Re Pointer = 0 Set Count Wr Pointer = 0 Set Read from Buffer = 0 Set Chan. Clear = 0 <u>If Select Out Buff Status = 1</u> <u>Then Select Out Buffer = 1</u>
4		

Microprogram for AMX 701/AMX 702

DOA/ Command

BUS STATE for AMX 701 /AMX 702

Time (shifting to)	DOA/Command Set Data Term. Ready, Clear Data Term. Ready, Start Break, Stop Break	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch x) Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg	Set Select Out Buffer = 0 Set Count Re Pointer = 0 Set Count Wr Pointer = 0 Set Read from Buffer = 0 Set Chan. Clear = 0
4		

- x) If Set Data Term. Ready = 1 Then Set DATA TERM READY ON
 If ClearData Term. Ready = 1 Then Set DATA TERM READY OFF
 If Start Break = 1 Then Set Trans Data to logic zero
 If Stop Break = 1 Then Set Trans Data to logic one

Microprogram for AMX 701/AMX 702

DOA/Command

BUS STATE for AMX 701 /AMX 702

Time (shifting to)	DOA/ Command Clear One Character	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg Setting: DIA DATA 0= Not Set Empty DIA DATA 1= 0 DIA DATA 2= 0	Set Select Out Buffer = 1 Set Count Re Pointer = 1 Set Count Wr Pointer = 0 Set Read from Buffer = 0 Set Chan. Clear = 0
4	<u>If</u> Buff Empty =0 <u>Then</u> Write Pointers RAM	

Microprogram for AMX 701/AMX 702

DOA/ Command

BUS STATE for AMX 701 /AMX 702

Time (shifting to)	DOB/Command	
1.3	Set Receive - mode and Transmit - mode Register Set Modem signal Register	
1.7		
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg	Set Select Out Buffer = 1 Set Count Re Pointer = 0 Set Count Wr Pointer = 1 Set Read from Buffer = 0 Set Chan. Clear = 0
4	<u>If Buff Full=0</u> <u>Then Write Pointer RAM</u> <u>and Write Out Buffer</u>	

Microprogram for AMX 701 /AMX 702
DOB/Command

POLL STATE for AMX 701/AMX 702

Time (shifting to)	Poll/Modem Status	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7	Set Poll Priority	
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg Write In Buff x) <u>If</u> Buff Full=0 <u>Then</u> Write Pointer RAM Set Dummy Done	Set Select Out Buffer = 0 Set Count Re Pointer = 0 Set Count Wr Pointer = 1 Set Read from Buffer = 0 Set Chan. Clear = 0
4		

- x) If Buff Full = 0 Then Input to In Buff from Modem Reg
If Buff Full = 1 Then Input to In Buff is full Status

Microprogram for AMX 701 /AMX 702

Poll/Modem Status

BUS STATE for AMX 701 /AMX 702

Time (shifting to)	Poll/Re Data	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7	Set Poll Priority	
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg Write In Buff x) <u>If</u> In Buff Full = 0 <u>Then</u> Write Pointer RAM Reset Data Available Set Dummy Done	Set Select Out Buffer = 0 Set Count Re Pointer = 0 Set Count Wr Pointer = 1 Set Read from Buffer = 0 Set Chan. Clear = 0
4		

- x) If Buff Full = 0 Then Input to In Buffer from UAR/T
If Buff Full = 1 Then Input to In Buffer is full Status

Microprogram for AMX 701/AMX 702
Poll/Re Data

POLL STATE for AMX 701/AMX 702


Time (shifting to)	Poll/Transmitter	
1.3	Set Receive-mode and Transmit-mode Register Set Modem signal Register	
1.7	Set Poll Priority	
2	Load Pointer Latch Load Buff Full Reg Load Buff Empty Reg	
3	Load DIA Status Reg <u>If</u> Buff Empty = 0 <u>Then</u> Write Strobe = 1 <u>and</u> Write Pointer RAM <u>If</u> Pointers Equal = 1 <u>Then</u> Dummy Done = 1	Set Select Out Buffer = 1 Set Count Re Pointer = 1 Set Count Wr Pointer = 0 Set Read from Buffer = 1 Set Chan. Clear = 0
4		

Microprogram for AMX 701/AMX 702

Poll/Transmitter

**AMX 702
1001**

**AMX 702
1004**




CBL 211


AMX 702-J1


Connector AMX 702 1001	Gen. Addr.	Signal Name	Connector AMX 702 J1	Connector AMX 702 1001	Gen. Addr.	Signal Name	Connector AMX 702 J1
A 1 B 1		Trans Data 0 OV	1 12	A14 B14	A15 B15	Received Data 2 OV	51 48
A 2 B 2		Received Data 0 OV	3 6	A16 B16	A17 B17	Req to Send 2 Ready for Sending 2	26 50
A 3 B 3		Req to Send 0 Ready for Sending 0	2 4	B16 A18	B17 A18	Data Set Ready 2 Carrier 2	45 43
A 4 B 4		Data Set Ready 0 Carrier 0	9 11	A17 B18	A18 B18	Data Term. Ready 2 Calling Ind. 2	49 47
A 5 B 5		Data Term. Ready 0 Calling Ind. 0	5 7	B18 A19	B19 A19	Power On 2 OV	44 46
A 6 B 6		Power On 0 OV	8 10	A19 B19	A20 B20	Trans Data 3 OV	41 30
A 7 B 7		Trans Data 1 OV	13 24	B20 A21	B21 A22	Received Data 3 OV	39 36
A 8 B 8		Received Data 1 OV	15 18	A21 B21	A22 B22	Req to Send 3 Ready for Sending 3	40 38
A 9 B 9		Req to Send 1 Ready for Sending 1	14 16	B22 A23	B23 A24	Data Set Ready 3 Carrier 3	33 31
A10 B10		Data Set Ready 1 Carrier 1	1 21	A23 B23	A24 B24	Data Term. Ready 3 Calling Ind. 3	37 35
A11 B11		Data Term. Ready 1 Calling Ind. 1	17 19	B24 A25	A25 B25	Power On 3 OV	32 34
A12 B12		Power On 1 OV	22 20	A25 B25		Trans Data 2 OV	42 25
A13 B13			42				

Signal List 1

Connector AMX 702 1004	Gen. Addr.	Signal Name	Connector AMX 702 J1	Connector AMX 702 1004	Gen. Addr.	Signal Name	Connector AMX 702 J1
A 1 B 1 A 2 B 2 A 3 B 3 A 4 B 4 A 5 B 5 A 6 B 6 A 7 B 7 A 8 B 8 A 9 B 9 A10 B10 A11 B11 A12 B12 A13 B13		Trans Data 4 OV Received Data 4 OV Req to Send 4 Ready for Sending 4 Data Set Ready 4 Carrier 4 Data Term. Ready 4 Calling Ind. 4 Power On 4 OV Trans Data 5 OV Received Data 5 OV Req to Send 5 Ready for Sending 5 Data Set Ready 5 Carrier 5 Data Term. Ready 5 Calling Ind. 5 Power On 5 OV Trans Data 6 OV	29 60 27 54 28 52 57 59 53 55 58 56 61 72 63 66 62 64 69 71 65 67 70 68 73 92	A14 B14 A15 B15 A16 B16 A17 B17 A18 B18 A19 B19 A20 B20 A21 B21 A22 B22 A23 B23 A24 B24 A25 B25	75 98 74 100 95 93 99 97 94 96 91 80 89 86 90 88 83 81 87 85 82 84	Received Data 6 OV Req to Send 6 Ready for Sending 6 Data Set Ready 6 Carrier 6 Data Term. Ready 6 Calling Ind. 6 Power On 6 OV Trans Data 7 OV Received Data 7 OV Req to Send 7 Ready for Sending 7 Data Set Ready 7 Carrier 7 Data Term. Ready 7 Calling Ind. 7 Power On 7 OV	









AMX 702


R12590





DEVICE SELECTION
logic diagram


AMX 03





* IC 906 C 102 X 5VG

















08 21-3 - WRITE N-RAM






22 56-11 - WRITE POINTER RAM



22 56-11 - WRITE POINTER RAM




22 36-3 COUNT WR.POINTER

WRITE POINTER 4



READ POINTER 0

22 56-11 - WRITE POINTER RAM




22 36-6 COUNT RE POINTER

72-15




13 118-12 LOGIC ONE




22 66-12 - ,WRITE OUT BUFF

13 72-12 LOGIC ONE



22 66-12 - WRITE OUT BUFF



13 18-11 WRITE POINTER A

12 28 14 READ_POINTER_A

The diagram shows two timing diagrams side-by-side. The left diagram, labeled 12, corresponds to Address Bus 28-14 READ POINTER 4. It features a vertical column of address lines labeled 3, A1, C, 9, 6, B1, D, 12, 10, C1, 13, D1, S1, and E. The right diagram, labeled 22, corresponds to Address Bus 65-8 READ FROM BUFFER. It features a vertical column of address lines labeled 1, 15, and 0V. Both diagrams show a sequence of logic levels over time, with horizontal dashed lines indicating signal transitions.

AMX 702


OUTPUT BUFFER - 256 WORDS - 8 BITS

R 12094

AMX 14

13 72-12 LOGIC ONE


16 33-8 -, (POLL/REDATA= FULL)
 16 97-4 CALLING/PARITY
 16 97-7 -, CARRIER/FRAMING
 16 97-9 -, D.S.R.1 BREAK



22 65-6 -, WRITE IN BUFF

13 72-12 LOGIC ONE

16 76-4 RE DATA 8! ZERO
 16 76-7 RE DATA 7! FULL
 24 118-7 RE DATA 6
 24 118-8 RE DATA 5




22 65-6 -, WRITE IN BUFF


13 72-12 LOGIC ONE


24 118-9 RE DATA 4
 24 118-10 RE DATA 3
 24 118-11 RE DATA 2
 24 118-12 RE DATA 1


17 73-7 CHAN NO 0
 17 73-9 CHAN NO 1
 17 73-12 CHAN NO 2
 14 77-4 BUFFER ADDR 0
 14 77-7 BUFFER ADDR 1
 14 77-9 BUFFER ADDR 2
 14 77-12 BUFFER ADDR 3
 14 4-4 BUFFER ADDR 4





22 65-6 -, WRITE IN BUFF




















































Description of the AMT 701

The AMT 701 Asynchronous Multiplexor Test Box can be used together with the AMX 701/AMX 702. The AMT 701 must then be connected to the AMX 701 or to the AMX 702 at pos. 29 with a cable which is connected to pos. 40 on the controller board.




Front of Test Box

When using the Test Box the operator selects the wanted Channel No. by means of the three switches and with the fourth selects the Output Buffer or the Input Buffer (Write for Output Buffer and Read for Input Buffer). The light panel displays the current value of the Write Pointer and the Read Pointer and the Full/Empty status of the selected buffer.

A press of the Reset button resets the information stored in the Test Box and turns the Reset light on. The next time information is transferred to the Test Box the Reset light is turned off, telling the operator that the Test Box is updated.

On the Test Box the output signal on position 60 pin 3 is very helpful as a trigger signal to the oscilloscope, because the output is only logical zero for the channel selected by the switches on the Test Box.




Test Plugs for the AMX 701/AMX 702

Two Test Plugs are delivered with the AMX 701/AMX 702

The Test Plugs are:

1. Test Plug No. 1 or CBL 241
2. Test Plug No. 2 or CBL 242

The use of the Test Plugs is described in the Test Program.




1 Edge connector 2 x 25 pol.

TRANS DATA	0	A 1	○	○ B 1	COMMON
REC DATA	0	A 2	○	○ B 2	COMMON
REQ to S.	0	A 3	—	○ B 3	READY f. S. 0
DATA S. R.	0	A 4	○	○ B 4	CARRIER 0
DATA T. R.	0	A 5	○	○ B 5	CALL. IND. 0
POWER ON	0	A 6	○	○ B 6	COMMON
TRANS DATA	1	A 7	○	○ B 7	COMMON
REC DATA	1	A 8	○	○ B 8	COMMON
REQ to S.	1	A 9	—	○ B 9	READY f. S. 1
DATA S. R.	1	A10	○	○ B10	CARRIER 1
DATA T. R.	1	A11	○	○ B11	CALL. IND. 1
POWER ON	1	A12	○	○ B12	COMMON
TRANS DATA	2	A13	○	○ B13	COMMON
REC DATA	2	A14	○	○ B14	COMMON
REQ to S.	2	A15	—	○ B15	READY f. S. 2
DATA S. R.	2	A16	○	○ B16	CARRIER 2
DATA T. R.	2	A17	○	○ B17	CALL. IND. 2
POWER ON	2	A18	○	○ B18	COMMON
TRANS DATA	3	A19	○	○ B19	COMMON
REC DATA	3	A20	○	○ B20	COMMON
REQ to S.	3	A21	—	○ B21	READY f. S. 3
DATA S. R.	3	A22	○	○ B22	CARRIER 3
DATA T. R.	3	A23	○	○ B23	CALL. IND. 3
POWER ON	3	A24	○	○ B24	COMMON
		A25	○	○ B25	

Text on the Edge connector:

Testplug No. 1 to AMX 701/AMX 702



1 Edge connector 2 x 25 pol.

TRANS DATA	0	A 1	○	○ B 1	COMMON
REC DATA	0	A 2	○	○ B 2	COMMON
REQ to S.	0	A 3	○	○ B 3	READY f. S. 0
DATA S. R.	0	A 4	○	○ B 4	CARRIER 0
DATA T. R.	0	A 5	○	○ B 5	CALL. IND. 0
POWER ON	0	A 6	○	○ B 6	COMMON
TRANS DATA	1	A 7	○	○ B 7	COMMON
REC DATA	1	A 8	○	○ B 8	COMMON
REQ to S.	1	A 9	○	○ B 9	READY f. S. 1
DATA S. R.	1	A10	○	○ B10	CARRIER 1
DATA T. R.	1	A11	○	○ B11	CALL. IND. 1
POWER ON	1	A12	○	○ B12	COMMON
TRANS DATA	2	A13	○	○ B13	COMMON
REC DATA	2	A14	○	○ B14	COMMON
REQ to S.	2	A15	○	○ B15	READY f. S. 2
DATA S. R.	2	A16	○	○ B16	CARRIER 2
DATA T. R.	2	A17	○	○ B17	CALL. IND. 2
POWER ON	2	A18	○	○ B18	COMMON
TRANS DATA	3	A19	○	○ B19	COMMON
REC DATA	3	A20	○	○ B20	COMMON
REQ to S.	3	A21	○	○ B21	READY f. S. 3
DATA S. R.	3	A22	○	○ B22	CARRIER 3
DATA T. R.	3	A23	○	○ B23	CALL. IND. 3
POWER ON	3	A24	○	○ B24	COMMON
		A25	○	○ B25	

Text on the Edge connector:

Testplug No. 2 to AMX 701/AMX 702

AMX702:

Pos 62: ROM034

RESISTORS:

R14,R16 (330E) and
R15,R17 (390E) are
2% 0.4W Metal/m


All other resistors
1/8W Carbon resistors
5%

Switches beside pos 92:
(S1 to S3)

Pos 29: Plug for Testbox AMT701

Pos 10:
Score

77.08.16.



RETURN LETTER

Title: TECHNICAL MANUAL AMX702

RCSL No.: 44-RT1803

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____

Date: _____

Thank you

4211288

..... **Fold here**

..... **Do not tear - Fold here and staple**

Affix
postage
here

 **REGNECENTRALEN**
af 1979
Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark