DataMuseum.dk

Presents historical artifacts from the history of:

CR80 Wang WCS documentation floppies

This is an automatic "excavation" of a thematic subset of
artifacts from Datamuseum.dk's BitArchive.

See our Wiki for more about CR80 Wang WCS documentation floppies

Excavated with: AutoArchaeologist - Free & Open Source Software.


top - download

⟦8231f0be7⟧ Wang Wps File

    Length: 1326 (0x52e)
    Types: Wang Wps File
    Notes: Spelunked
    Names: »~ORPHAN69.00«

Derivation

└─⟦ba3fea8e2⟧ Bits:30006179 8" Wang WCS floppy, CR 0352A
    └─ ⟦this⟧ »~ORPHAN69.00« 

WangText



"…00…"…01…"…06…!…0b…!…00…!…06…!…07…
 …0b… …0f… 
 …07……1f……0b……1f……0f……1f…



…02…CPS/TPR/039

…02…OJG/830826…02……02…
FACTORY ACCEPTANCE TEST SPECIFICATION
AND PROCEDURES, SITE 16…02……02…CAMPS







3.2.3.2  T̲e̲s̲t̲ ̲P̲r̲o̲c̲e̲d̲u̲r̲e̲ ̲2̲

         This testprocedure serves to verify functional capabilities
         of PU#2, the associated part of the CU and the connected
         TDX#2 system as identified in the VCI. 



3.2.3.2.1    T̲e̲s̲t̲ ̲S̲e̲t̲ ̲U̲p̲

         The test is performed via an Operator Console (OC)
         which is a printer and keyboard.

         The OC is connected to the system as follows:

             1.  Substitute the leftmost OPTO transceiver in
                 the rack C Adapter crate with a V24V28(L/L)
                 adapter (1 channel), and connect the OC to
                 the V24 connector on the front panel of the
                 adaptor.

             2.  Remove the two V24 cables from J2 and J3 located
                 on the front panel of the WCA (rear crate of
                 the Watchdog Processor crate).

             3.  Connec the two V24 cables.

         The OC is now connected to the V24 port on the MIA
         in the rear crate of PU#2 (ref. fig. 3.2.3.2.1-1).

         Carry out/control the following:

         a)  OC Set up:

             The communication part of the OC is set to:

             1)  Asynchronous communcation
             2)  7 bit character length
             3)  Even parity check/generation
             4)  1 stop bit
             5)  1200 Baud communication speed