DataMuseum.dk

Presents historical artifacts from the history of:

CR80 Hard and Floppy Disks

This is an automatic "excavation" of a thematic subset of
artifacts from Datamuseum.dk's BitArchive.

See our Wiki for more about CR80 Hard and Floppy Disks

Excavated with: AutoArchaeologist - Free & Open Source Software. 

top - metrics - download

⟦0cc408892⟧ TextFile

    Length: 9305 (0x2459)
    Types: TextFile
    Names: »USER.BAK«

Derivation

└─⟦b678e5579⟧ Bits:30005502 8" CR80 Floppy CR80FD_0031 ( TELECINE BACKUP )
└─⟦b678e5579⟧ Intel_ISIS_II
    └─⟦this⟧ »USER.BAK«

TextFile

	NLIST	S\r
;file: USER.DDP, version: 801212/CGR.\r
;*************************************************\r
;\r
	LIST	S\r
;\r
	PUBLIC	SYSRAM,NOCH\r
	PUBLIC	QHEADS,SPARE1\r
	PUBLIC	START\r
	PUBLIC	INISP\r
	PUBLIC	CR80NO,PANCO,PANCOM\r
	PUBLIC	ECOND1,ECOND2,ERRPAT\r
	PUBLIC	LCRID,MCRID\r
	PUBLIC	CR80SS\r
	PUBLIC	IGEPA,IDEPA,OGEPA,ODEPA\r
	PUBLIC	COMM\r
;\r
;\r
	EXTRN	SUBENQ,SUBDEQ,SCOMMON\r
	EXTRN	EHINI\r
	EXTRN	ETIMER\r
;\r
S:	EQU	16	;SYSTEM PARAMETER S (NO. OF SPECIAL PROCESSES)\r
LINK:	EQU	0	;SYSTEM PARAMETER LINK (NO EXTEND. SYS.)\r
;\r
PROROM:	EQU	3000H	;PROTOCOL ROUTINE ADDRESSES\r
PRORAM:	EQU	7400H\r
COMM:	DEFL	PROROM+12H\r
IGEPA:	DEFL	PROROM+9\r
IDEPA:	DEFL	PROROM+3\r
OGEPA:	DEFL	PROROM+6\r
ODEPA:	DEFL	PROROM+0CH\r
;\r
ACTC:	DEFL	0B0H	;PORT ADDRESSES ON CPU (CTC)\r
;\r
NOCH:	DEFL	8	;NO. OF CHANNELS IN LTUX I/F (CH. 0 & 1 INCL.)\r
NOBUF:	DEFL	40	;TOTAL NO. OF SYSTEM BUFFERS IN LTUX I/F\r
NUMMES:	DEFL	42	;NO. OF LEGAL MESSAGES TO BE SEND TO LTUX I/F\r
;\r
	CSEG\r
;\r
		;ADDRESS\r
		;OF INTRPT.\r
		;ROUTINE:\r
				;CTC INTERRUPT\r
ICTC:	DW	TQMMON		;CH. 0 (TQM INTERRUPT TIMER)\r
	DW	0		;CH. 1 (FRONT-END INTERRUPT)\r
	DW	RECOV		;CH. 2 (FAULT RECOVERY INTERRUPT)\r
	DW	0		;CH. 3 (APPLICATION TIMER)\r
;\r
;\r
;\r
	DW	0		;DUMMY\r
	DW	0		;DUMMY\r
	DW	0		;DUMMY\r
	DW	0		;DUMMY\r
;\r
				;INTERRUPT ADDRESS TABLE\r
				;SIO INTERRUPTS:\r
ISIO1:	DW	0		;SIO1 CH. 1, INT.0\r
	DW	0		;SIO1 CH. 1, INT.1\r
	DW	0		;SIO1 CH. 1, INT.2\r
	DW	0		;SIO1 CH. 1, INT.3\r
	DW	0		;SIO1 CH. 0, INT.4\r
	DW	0		;SIO1 CH. 0, INT.5\r
	DW	0		;SIO1 CH. 0, INT.6\r
	DW	0		;SIO1 CH. 0, INT.7\r
ISIO2:	DW	0		;SIO2 CH. 3, INT.0\r
	DW	0		;SIO2 CH. 3, INT.1\r
	DW	0		;SIO2 CH. 3, INT.2\r
	DW	0		;SIO2 CH. 3, INT.3\r
	DW	0		;SIO2 CH. 2, INT.4\r
	DW	0		;SIO2 CH. 2, INT.5\r
	DW	0		;SIO2 CH. 2, INT.6\r
	DW	0		;SIO2 CH. 2, INT.7\r
;\r
;\r
;\r
;\r
;\r
;\r
				;NUMBER OF BUFFERS ASSIGNED TO EACH INGOING\r
				;AND OUTGOING CHANNEL:\r
				;---------------------\r
CHSPEC:	DB	2		;NO. OF INGOING BUFFERS IN CH2\r
	DB	4		;NO. OF OUTGOING BUFFERS IN CH2\r
	DB	2		;NO. OF INGOING BUFFERS IN CH 3\r
	DB	4		;NO. OF OUTGOING BUFFERS IN CH 3\r
	DB	2		;NO. OF INGOING BUFFERS IN CH 4\r
	DB	4		;NO. OF OUTGOING BUFFERS IN CH 4\r
	DB	3		;NO. OF INGOING BUFFERS IN CH 5\r
	DB	3		;NO. OF OUTGOING BUFFERS IN CH 5\r
	DB	6		;NO. OF INGOING BUFFERS IN CH 6\r
	DB	2		;NO. OF OUTGOING BUFFERS IN CH 6\r
	DB	6 		;NO. OF INGOING BUFFERS IN CH 7\r
	DB	2		;NO. OF OUTGOING BUFFERS IN CH 7\r
;\r
				;DISTRIBUTION TABLE:\r
				;-------------------\r
	PUBLIC	TABL2\r
	EXTRN	PQH6,PQH7,PQH9\r
	EXTRN	CASE01,CASE02,CASE03,CASE04,CASE05,CASE06,CASE07,CASE08\r
	EXTRN	CASE09,CASE10,CASE11,CASE12,CASE13,CASE14,CASE15,CASE16\r
	EXTRN	CASE17,CASE18,CASE19,CASE20,CASE21,CASE22,CASE23,CASE24\r
	EXTRN	CASE25,CASE26,CASE27,CASE28,CASE29,CASE30,CASE31,CASE32\r
	EXTRN	CASE33,CASE34,CASE35,CASE36,CASE37,CASE38,CASE39,CASE40\r
\r
;*****************************************************************************\r
; MESSAGE CODE LIST :\r
\r
TABL1	DB	80H		;ESTABLISH DELEGATION\r
        DB	84H		;DELETE DELEGATION\r
	DB	0E0H		;SEND TOTAL STATUS\r
	DB	0E4H		;SEND DELEGATION STATUS\r
	DB	0E5H		;SET CR80 CHANNEL\r
	DB	0F2H		;SEND ERROR CONDITION\r
    	DB	24H		;PLAY\r
      	DB	34H		;REVERSE\r
      	DB	2CH		;FORWIND\r
      	DB	2DH		;REWIND\r
    	DB	28H		;STOP\r
      	DB	32H		;INCH FORWARD\r
      	DB	33H		;INCH REVERSE\r
      	DB	30H		;COUNT RESET\r
      	DB	31H		;COUNT RESET OFF\r
    	DB	40H		;TEST MODE\r
      	DB	41H		;NORMAL MODE\r
      	DB	42H		;MONOCHROME MODE\r
      	DB	43H		;COLOR MODE\r
      	DB	44H		;SET AUTO\r
      	DB	45H		;RESET AUTO\r
      	DB	46H		;SET AGC\r
      	DB	47H		;RESET AGC\r
      	DB	53H		;GATE BLAST ON\r
      	DB	54H		;GATE BLAST OFF\r
      	DB	55H		;FRAME UP\r
      	DB	56H		;FRAME DOWN\r
      	DB	57H		;FRAME U/D STOP\r
      	DB	4DH		;VAC.BYPASS MODE\r
        DB	4EH		;VAC.IN MODE\r
      	DB	4FH		;VAC.OUT MODE\r
      	DB	50H		;VAC.AMPLIFIER ADJUST\r
      	DB	51H		;MASK IN + MASK TYPE\r
      	DB	52H		;MASK OUT\r
      	DB	48H		;AUTOCOLOR BYPASS MODE\r
     	DB	49H		;AUTOCOLOR IN MODE\r
      	DB	4AH		;AUTOCOLOR OUT MODE\r
      	DB	4BH		;AUTOCOLOR BLACK\r
      	DB	4CH		;AUTOCOLOR COLOR\r
      	DB	58H		;GAIN ADJUST\r
      	DB	59H		;GAMMA ADJUST\r
      	DB	5AH		;LIFT ADJUST\r
\r
;******************************************************************************\r
; PROCESS NO./ROUTINE ADDRESS LIST :\r
\r
 	DW	ROUT3\r
 	DW	ROUT5\r
 	DW	9\r
 	DW	ROUT6\r
 	DW	ROUT2\r
 	DW	ROUT1\r
 	DW	06\r
 	DW	06\r
 	DW	06\r
  	DW	06\r
	DW	06\r
  	DW	06\r
  	DW	06\r
  	DW	06\r
  	DW	06\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
  	DW	07\r
\r
;******************************************************************************\r
; PROCESS Q-HEAD ADDRESS LIST :\r
\r
  	DW	0\r
 	DW	0\r
 	DW	PQH9\r
 	DW	0\r
 	DW	0\r
 	DW	0\r
 	DW	PQH6\r
	DW	PQH6\r
 	DW	PQH6\r
 	DW	PQH6\r
  	DW	PQH6\r
  	DW	PQH6\r
  	DW	PQH6\r
  	DW	PQH6\r
  	DW	PQH6\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
  	DW	PQH7\r
\r
;******************************************************************************\r
; PROCESS ROUTINE LIST :\r
\r
	DW	ESTDEL\r
	DW	DELDEL\r
	DW	0\r
	DW	0\r
	DW	0\r
	DW	0\r
	DW	CASE03\r
	DW	CASE04\r
	DW	CASE05\r
	DW	CASE06\r
	DW	CASE07\r
	DW	CASE08\r
	DW	CASE09\r
	DW	CASE10\r
	DW	CASE11\r
	DW	CASE14\r
	DW	CASE15\r
	DW	CASE16\r
	DW	CASE17\r
	DW	CASE18\r
	DW	CASE19\r
	DW	CASE20\r
	DW	CASE21\r
	DW	CASE22\r
	DW	CASE23\r
	DW	CASE24\r
	DW	CASE25\r
	DW	CASE26\r
	DW	CASE27\r
	DW	CASE28\r
	DW	CASE29\r
	DW	CASE30\r
	DW	CASE31\r
	DW	CASE32\r
	DW	CASE33\r
	DW	CASE34\r
	DW	CASE35\r
	DW	CASE36\r
	DW	CASE37\r
	DW	CASE38\r
	DW	CASE39\r
TABL2  	DW	CASE40\r
\r
ESTDEL:	LD	A,(IX+10)\r
	BIT	5,A\r
	JP	Z,CASE01	;RCP(PROJ) DELEGATION ESTABLISHED\r
	JP	CASE12		;RCP(MATCH) DELEGATION ESTABLISHED\r
DELDEL:	LD	A,(IX+10)\r
	BIT	5,A\r
	JP	Z,CASE02	;RCP(PROJ) DELEGATION DELETED\r
	JP	CASE13		;RCP(MATCH) DELEGATION DELETED\r
*******************************************************************************\r
\r
\r
START:	LD	SP,INISP\r
	LD	A,80H\r
	LD	(PRORAM+30H),A	;LOAD PROTOCOL PARAMETER 'TPIO'\r
;\r
	CALL	PROROM		;CALL PROTOCOL INITIALIZATION (SYNCHRONIZE)\r
				;# CPUPIO IS INITALIZED\r
				;# LTUX-M IS SYNCHRONIZED WITH FRONT-END\r
				;# INTERRUPT VECTORS IS LOADED INTO SIO'S & CTC\r
				;# INTERRUPT VECTOR IS LOADED INTO CPU, I REG.\r
				;# CTC, CH.1 IS INITIALIZED FOR FRONT-END INTERRUPTS.\r
;\r
;\r
	LD	HL,(ICTC)	;COPY VECTOR INTERRUPT-TABLE TO PROTOCOL RAM\r
	LD	(PRORAM),HL	;(EXCEPT VECTOR FOR CTC, CH.1)\r
	LD	HL,ICTC+4	;\r
	LD	DE,PRORAM+4	;\r
	LD	BC,44		;\r
	LDIR			;\r
;\r
;\r
;\r
	CALL	INITQM			;INITIALIZE TQM\r
;\r
;=============================\r
;CREATE APPLICATION PROCESSES.\r
;=============================\r
;\r
	CREATE	S,5,INSPEC	;CREATE COMMAND INSPECTION PROCESS\r
	CREATE	S,6,PROJC	;  --   PROJECTION FUNCTION PROCESS\r
	CREATE	S,7,MATCHG	;  --   MATCHING FUNCTION PROCESS\r
	CREATE	S,8,STSCAN	;  --   STATUS SCANNING PROCESS\r
	CREATE	S,9,STATU	;  --   STATUS TRANSMITTING PROCESS\r
;\r
;\r
	JP	GENINI		;GOTO GENERAL INITIALIZATION\r
;\r
	DDPROC	105,7FH,7FH,4	;CALL DDP MACRO\r
				;# ING. & OUTG. TIMEOUT: 1-127 (1-7FH)\r
				;# NOTE!!! 1K RAM'S MUST ALLOCATED TO THE LOWEST\r
				;# RAM ADDRESSES.\r
;\r
;\r
;\r
;\r
INITQM:	TQMINT	3,1		;INITIALIZE TQM TIMERS\r
;=============================================\r
;DEFINE ALL USER TQM TIMERS, USING THE TQMPR MACRO\r
	TQMPR	S,1,5		;INITIALIZE COMMAND INSP.PROCESS TIMER\r
	TQMPR	S,2,8		;    --     STATUS SCANNING PROCESS TIMER\r
	TQMPR	R,3,ETIMER	;TIMER FOR ERROR HANDLING PROCESS MUST BE\r
				;INCLUDED\r
;=============================================\r
	TQMEXI			;\r
	RET\r
;\r
;\r
HWINIT:				;INITIALIZE CTC, CH.0 FOR TQM-TIMER\r
CTCINI:	LD	BC,ACTC\r
	LD	A,0A7H		;LOAD CONTROL WORD, CH.0:\r
	OUT	(C),A		;RESET,LOAD TIME CONST.,\r
				;INT. TRIGGER, (INT. CLK. 4Mhz.),\r
				;NEG. SLOPE, PRESCALE 125 (8 msec.),\r
				;TIMER MODE, INTERRUPT ENABLED.\r
	LD	A,125		;\r
	OUT	(C),A		;\r
;\r
				;INITIALIZE CTC, CH. 2 FOR FAULT RECOVERY INTERRUPT\r
	LD	BC,ACTC+2	;\r
	LD	A,0A7H		;LOAD CONTROL WORD, CH. 2\r
	OUT	(C),A		;RESET, LOAD TIME CONST.,\r
				;INT. TRIGGER, (INT. CLK. 4Mhz.),\r
				;NEG. SLOPE, PRESCALE 255 (appr. 16 msec.)\r
				;TIMER MODE, INTERRUPT ENABLED.\r
	LD	A,255		;\r
	OUT	(C),A		;\r
;\r
;\r
;\r
;===========================\r
; USERS H/W INITIALIZATION\r
;===========================\r
;\r
;PIO'S :			;INITIALIZE PORT1,PORT4,PORT5\r
	LD	A,80H\r
	OUT	(23H),A		;LOAD CONTROL WORD 1\r
	LD	A,80H\r
	OUT	(27H),A		;LOAD CONTROL WORD 2\r
	LD	A,0EH\r
	OUT	(25H),A		;LOAD CONTROL WORD 3\r
\r
				;INITIALIZE PORT2,PORT3,PORT6\r
	LD	A,89H\r
	OUT	(2BH),A		;LOAD CONTROL WORD 1\r
	LD	A,90H\r
	OUT	(2FH),A		;LOAD CONTROL WORD 2\r
	LD	A,0F6H\r
	OUT	(2DH),A		;LOAD CONTROL WORD 3\r
\r
	LD	A,0		;\r
	LD	B,20		;\r
	LD	C,0		;\r
AGX:	OUT	(C),A		;INITIALIZE DA-CONVERTERS\r
	INC	C		;\r
	DEC	B		;\r
	JP	NZ,AGX		;\r
\r
;================================\r
; TELECINE INITIALIZATION\r
;================================\r
;\r
	LD	A,0EFH\r
	OUT	(20H),A		;SET THE TELECINE IN STOP MODE\r
	LD	A,40H\r
	OUT	(21H),A		;INITIALIZE PORT4\r
	LD	A,40H\r
	OUT	(22H),A		;INITIALIZE PORT5\r
	LD	A,33H\r
	OUT	(28H),A		;INITIALIZE PORT6\r
\r
	RET\r
;\r
;\r
	END\r