|
DataMuseum.dkPresents historical artifacts from the history of: Regnecentalen RC-900 |
This is an automatic "excavation" of a thematic subset of
See our Wiki for more about Regnecentalen RC-900 Excavated with: AutoArchaeologist - Free & Open Source Software. |
top - metrics - download
Length: 2540 (0x9ec) Types: TextFile Notes: UNIX file Names: »bbu.h«
└─⟦22cab2c1b⟧ Bits:30004042/kcaddon.imd SW95705I 386/ix Multi-user Release 1.2 └─⟦22cab2c1b⟧ UNIX Filesystem └─⟦this⟧ »KC/new/usr/include/sys/bbu.h«
/* 87.08.14 JCO, moved to RC900 */ /********************************************************************/ /* */ /* Definitions of ports and data for Power Fail Warning (PFW) */ /* */ /********************************************************************/ #define SRS_PORT 0x22 /* System Register Select */ #define SCR_SELECT 0x04 /* SCR_PORT Select */ #define SCR_PORT 0x23 /* System Configuration Register */ #define PFWE_DATA 0x08 /* Power Fail Warning Enable */ #define PFW_DATA 0x02 /* Power Fail Warning */ #define PDR_DATA 0x26 /* Power Down Register (DATA) */ #define PDR_CNTRL 0x27 /* Power Down Register (CNTRL) */ #define PDR_PPOK 0x01 /* Primary Power OK */ #define PDR_PKOFF 0x02 /* PowerKey OFF */ #define PDR_PKULCK 0x04 /* PowerKey UnLoCKed */ #define PDR_TOK 0x08 /* Temperature OK */ #define PD_ENABLE 0x00 /* Enable Power Down Processing */ #define PD_PWOFF 0x01 /* Power Down (or Reset) */ #define BBU_WAIT 0x1 #define BBU_ACT 0x2 #define POW_INT 0x4 #define BBU_STPX 0x8 #define BBU_BAT 0x10 #define BBU_GET 0x8000 #define IGNORE_KEY 0x4000 /********************************************************************/ /* */ /* Definitions of ports and data for X-Bus READY Timeout (XBRT) */ /* */ /********************************************************************/ #define XBRTE_DATA 0x04 /* X-Bus READY Timeout NMI Enable */ #define XBRT_DATA 0x01 /* X-Bus READY Timeout */ /********************************************************************/ /* */ /* Definitions of ports and data for Memory Parity Check (MPC) */ /* */ /********************************************************************/ #define MPC_PORT 0x61 /* Port B register */ #define EMPC_DATA 0x04 /* Enable Memory Parity Check */ #define MPC_DATA 0x80 /* Memory Parity Check */ #define PCR_PORT1 0x28 /* Parity Check Register Port1 */ #define PCR_PORT2 0x29 /* Parity Check Register Port2 */ #define PER_BANK 0x3FF /* Parity Error Bank (64K bank) */ /********************************************************************/ /* */ /* Definitions of ports and data for I/O Channel Check (IOCC) */ /* */ /********************************************************************/ #define IOCC_PORT 0x61 /* Port B register */ #define EIOCC_DATA 0x08 /* Enable I/O Channel Check */ #define IOCC_DATA 0x40 /* I/O Channel Check */