

Victor Jørgensen



TECHNICAL MANUAL

DFC 402 8/1-70

DEFORDELING

ANTAL PLADER = 66

ANTAL KABELSTIK = 8

ANTAL RESERVEREDE POSITIONER = 0

TYPE	ANTAL	RC-NR.	KREDSLØB
1	7	834-1	12AC401
2	5	839-1	7AC402
3	2	838-1	4AC403
5	1	860-2	4DD402
14	1	884-1	9BA403/1AA405
16	4	835-1	6BC401
17	3	847-1	7AG401
23	1	8016-38	38 POL ELCC
24	7	8016-90	90 POL ELCC
26	1	837-1	3BB401
35	1	836-1	5AC404
37	1	890-1	11DB402/1DB403
41	1	894-1	4DB404/1DB405
43	1	858-1	1AG402
50	1	893-2	1FF402
55	3	898-1	1DB406
56	6	897-1	10DC405
58	1	901-1	1AJ408
60	1	903-1/	1AJ407/1BG407/1CC406
69	1	909-1/	6CB402
72	2	933-1	8DB409
73	8	934-1	3BF403
74	8	935-1	3BD404
75	2	936-1	18DC408
76	1	834-2	12AM401
77	4	3032-1	12AD401


DFC 402 8/1-70  
 DOUBLE POSITION LIST

FORMAT = 3 x 26

IND	AKT	TYP	SYM	TYP
1	64	16	49	72
2	66	16	50	72
3	62	60	70	56
4	65	69	52	75
5	67	1	53	75
6	21	2	36	37
7	44	77	23	17
8	10	14	22	1
9	9	17	9	17
10	16	74	8	14
11	15	74	57	35
12	45	1	18	77
13	75	50	19	74
14	74	5	17	74
15	23	3	11	74
16	22	1	10	74
17	14	74	31	73
18	12	77	30	73
19	13	74	21	76
20	41	74	51	43
21	19	76	6	2
22	8	1	16	1
23	7	17	15	3
24	42	74	46	17
25	40	74	44	73
26	39	74	45	73
27	70	16	76	55
28	50	77	77	55
29	68	26	78	55
30	18	73	35	73
31	17	73	34	73
32	33	73	33	73
33	32	73	32	73
34	31	73	71	56
35	30	73	72	56
36	6	37	73	56
37	46	2	74	56
38	48	1	55	58
39	47	77	26	74
40	69	2	25	74
41	72	16	20	74
42	49	2	24	74
43	51	1	56	2
44	25	73	7	77
45	26	73	12	1
46	24	17	37	2
47	71	3	39	77
48	52	1	38	1
49	1	72	42	2
50	2	72	28	77
51	20	43	43	1
52	4	75	48	1
53	5	75		
54	73	41		

55	38	58		
56	43	2		
57	11	35		
62			3	60
63			75	56
64			1	16
65			4	69
66			2	16
67			5	1
68			29	26
69			40	2
70	3	56	27	16
71	34	56	47	3
72	35	56	41	16
73	36	56	54	41
74	37	56	14	5
75	63	56	13	50
76	27	55		
77	28	55		
78	29	55		


<u>KABP</u>	X	Y	TYPE
1360	37	393	24
1361	37	-30	24
1362	195	395	24
1363	195	-30	24
1364	350	395	24
1365	350	-30	24
1366	-60	55	24
1369	-60	105	23



Unit  
RC4000  
Dwg. No.  
V11802

REPL SYNCHRONIZING  
Logic Diagram

DFC-3



29 57B1 WRITE  
 29 57B1 ADDRESS  
 22 36H1  
 01 1E1 Time 600t 400

29 57B1 WRITE  
 22 36H1

22 36H1  
 22 26J1  
 02 401  
 02 771

01 5H1  
 02 822


01 771  
 02 771

01 771  
 02 771






01 771  
 02 771

01 771  
 02 771

Replaces Dwg. No. \_\_\_\_\_ due to ECN  
 Design Check  
 Dwg. Office  
 Drawn by  
 Designed by  
**A/S REGNENTRALEN**




Unit Re 4000	Word 10C BIT COUNTER (BITS 0-8) BIT (0-4)	DPC - 1
Dwg. No. V11803		







Replaces Dwg. No. / due to ECN / Replaces Dwg. No. / Design Check / Dwg. Office Cl. / Drawn by / Designed by / A/S REGNE STRALEN





RC 400: VB 140  
 A/S REGENTRALEN  
 Designed by  
 Drawn by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Ref. by Dwg. No.

Unit RC4000	WORD AND BIT DECODINGS Logic Diagrams	OFC-5
Dwg. No. V11805		



Replaces Dwg. No. due to ECN  
 Replaces Dwg. No.  
 Design Check  
 Dwg. Office Check  
 Drawn by  
 Designed by V. V. 69 F80  
 A/S REGNECENTRALEN

06	1183 HEAD(0)	5	6D
06	1184 HEAD(1)		
06	1185 HEAD(2)		
22	4473 OR(1)		16D
35	74K1 IS BUS (1)	12	11B
35	75A1 IS BUS (2)	11	
35	75B1 IS BUS (3)	10	
09	9F1 Cyl SECTOR	9	
29	8F2 Terminal for FSA		


Unit

CYLINDER DIFFERENCE (DIFF 0-7)


Dwg. No. V11807

Logic Diagram

DRG-7





Rep: Dwg. No. \_\_\_\_\_  
 Replaces Dwg. No. \_\_\_\_\_  
 Design Check \_\_\_\_\_  
 Dwg. Office C. \_\_\_\_\_  
 Drawn by \_\_\_\_\_  
 Designed by \_\_\_\_\_  
**A/S REGNE CENTRALEN**



28	55H16 7 IO BUS (11)	13	1
29	55H17 7 IO BUS (12)	11	2
29	55H18 7 IO BUS (13)	10	3
29	55H19 7 IO BUS (14)	9	4
29	55H20 7 IO BUS (15)	8	5
29	55H12 7 IO BUS (17)	12	1
29	55H13 7 IO BUS (18)	11	2
29	55H14 7 IO BUS (19)	10	3
29	55H15 7 IO BUS (20)	9	4
29	951 Op FSK	8	5
29	8F3 7 IO BUS (21)	13	1

Unit: **A/S REGN CENTRALEN**  
 Designed by: \_\_\_\_\_  
 Drawn by: \_\_\_\_\_  
 Dwg. Office: \_\_\_\_\_  
 Design Check: \_\_\_\_\_  
 Replaces Dwg. No.: \_\_\_\_\_ due to ECN: \_\_\_\_\_  
 Rev. by Dwg. No.: \_\_\_\_\_






28 55H10 TO BUS (15)

28 55H11 TO BUS (16)

28 55H12 TO BUS (17)

28 55H13 TO BUS (18)

28 55H14 TO BUS (19)




28 55H15 TO BUS (20)

28 55H16 TO BUS (21)

28 55H17 TO BUS (22)

28 55H18 TO BUS (23)



29 24A 55H15 TO NBS

29 201 Cp NBS (15:25)

Unit  
K0400  
Dwg. No.  
V11810

Designed by  
NTRALEN

Drawn by

Dwg. Office

Design Check


Replaces Dwg. No.

due to ECN

Re by Dwg. No.

Unit K0400	NUMBER OF SEGMENTS, NBS (15:25)	DFC-10
Dwg. No. V11810	Logic Diagram	

EC Doc. VB 40  
 A/S REGISTRATION  
 Drawn by  
 Designed by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Replaced by Dwg. No.




Unit	RC4000	CORE CORE ALCKE-3, CSA(6:23)	DTC-11
Dwg. No.	V11811	Radio Diagram	

Unit

Dwg. No. V11812

Sector COUNTER

REF-12



417 7001 Sector Counter

1 101 Time 200+000

27 7001 7 Input



006 17AS CYL(7)

006 17B4 SECTOR(0)


006 17C5 SECTOR(1)



Replaces Dwg. No. due to ECN  
 Design Check  
 Dwg. Office  
 Drawn by  
 Designed by  
**A/S REGENTRALEN**




3001 3002 PX  
3003 T...



- 06 17B2 CYL(0)
- 06 17B3 CYL(1)
- 06 17B4 CYL(2)
- 06 17B5 CYL(3)
- 06 17A2 CYL(4)
- 06 17A3 CYL(5)
- 06 17A4 Cyl(6)
- 06 17A5 Cyl(7)
- 06 11C3 HEAD(8)
- 06 11C4 HEAD(9)
- 18 30M1 PW assist enable
- 15 30F1 PW(20)


A/S REGNENTRALEN  
 Designed by 121167 TBP  
 Drawn by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Revised by Dwg. No.

Unit by Dwg. No.  
 due to ECN  
 Replaces Dwg. No.  
 Design Check  
 Dwg. Office  
 Drawn by  
 Designed by  
 12/11/69 JEP  
 A/S REGISTRATION  
 Unit  
 RC4000  
 Dwg. No.  
 V11815




Rep: Dwg. No. due to ECN Replaces Dwg. No. Design Check Dwg. Office C. Drawn by Designed by  
 18 (1 69 5 80) A/S REGNECENTRALEN


22 431 End of bus 0000150  
 24 224 0000150  
 23 7201 HS BUS (5)  
 23 722 HS BUS (2)  
 23 723 HS BUS (14)  
 23 724 HS BUS (5)



23 725 HS BUS (5)  
 23 724 HS BUS (1)  
 23 72J1 HS BUS (2)  
 23 72K1 HS BUS (19)




23 72E HS BUS (20)  
 23 72F HS BUS (21)  
 23 72G HS BUS (22)  
 23 72H HS BUS (23)




29 5734 WRITE  
 01 721 Read Data

13 22C1 Write PW  
 14 21C1 PW (0)  
 13 22E1 Write RB




18 30F1 Control RB  
 18 23E1 Control RB









15 32C1 WB (0)  
 15 32C2 WB (1)  
 15 32C3 WB (2)  
 15 32C7 WB (3)



18 32F1 RB present enable  
 17 32E3 RB (4)

Unit No. 103 110  
 A/S REGNE  
 ATRALEN  
 Designed by 12/1/69 FBP  
 Drawn by  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Rep. / Dwg. No.







Replaces Dwg. No. due to ECN  
Design Check  
Dwg. Office Check  
Drawn by  
Designed by  
A/S REGNENTRALEN

Unit  
R4000  
Dwg. No.  
V11819

SYNCHRONIZATION AND FAMILY ERROR, END OF BLOCK

Logic Diagram

DRG-19



14/13 CR(1)

21/1 Equal

DATA

Read

CR(1)

Equal

Read

CR(1)

Equal

Read

CR(1)

Equal

Read

CR(1)

Equal

Read

CR(1)

Equal

Read

CR(1)

Equal

Read

CR(1)

Equal


Read

CR(1)

Equal




Read

CR(1)






Rep. by Dwg. No. \_\_\_\_\_  
 due to ECN \_\_\_\_\_  
 Replaces Dwg. No. \_\_\_\_\_  
 Design Check \_\_\_\_\_  
 Dwg. Office C \_\_\_\_\_  
 Drawn by \_\_\_\_\_  
 Designed by 171165 FBP  
 UNITRALEN  
 A/S REGNE




Designed by 18.11.69 F.G.P.  
 Drawn by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Replaces by Dwg. No.




Unit RC4000	CONTROL REGISTER, CR(0:15)	DPC-2
Dwg. No. V11822	Logic Diagram	



46A




46B






46C



46D




46E



Replaces Dwg. No. due to ECN  
 Design Check  
 Dwg. Office C  
 Drawn by  
 Designed by  
 Unit  
 Dwg. No.

27/1/69 FBF

- 22 36L1 4000
- 19 2171 7 Sync Invert
- 22 45B1 7 Data Overturn
- 22 24C1 7 Data Overturn
- 10 24C1 7 Data Overturn
- 22 1503 CR(12)
- 22 36H1 CR(11)
- 19 37E1 7 Spare Error
- 20 27F2 7 Data Overturn
- 21 36S1 4000
- 22 10E1 7 Data Overturn
- 22 15B4 7 Data Overturn
- 21 43B1 Data Select
- 22 44B2 CR(6)
- 22 44C3 CR(9)
- 22 44B1 CR(7)



Unit

RC4000

Dwg. No.


V11824

REG. CONTROL Logic Diagram


DFC-24


Designed by 271164 FBP  
 Drawn by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Rep. Dwg. No.

18	22L1	View Point	10	1
06	11B3	HEAD(3)	1	2
07	21H1	DIFF(2)	1	2
18	27C1	Feed Point	10	1
06	11C5	HEAD(2)	1	2
07	21G1	DIFF(2)	1	2
07	21F2	Turnout	10	1
06	11C4	HEAD(1)	1	2
07	21F1	DIFF	10	1
06	11C3	HEAD(0)	1	2
07	21E1	DIFF	10	1
18	22C1	Feed Point	10	1
07	21D1	DIFF(3)	1	2
07	21F1	Reverse	10	1
07	21C1	DIFF(2)	1	2
24	43B1	Search Control	10	1
23	283A	R/X Control	10	1
21	42F1	ADDRESS HEAD	10	1
24	42E1	ADDRESS DIFF	10	1



Unit: RO/600  
 Dwg. No. V11826  
 Designed by: 271167 JRD  
 Drawn by:  
 Dwg. Office:  
 Design Check:  
 Replaces Dwg. No.:  
 due to ECN:  
 Reply Dwg. No.:






0 Volt	1366-86
0 Volt	1366-87
0 Volt	1366-88
Class 1	1366-89
Class 2	1366-90

Unit: RL 4000  
 Dwg. No.: V11827  
 Designed by: 20.10.69 FBC  
 Drawn by:  
 Dwg. Office Check:  
 Design Check:  
 Replaces Dwg. No. due to ECN:  
 Issued by Dwg. No.

CSA

26	7301	To BUS (10)	10
27	7301	To BUS (10)	10
28	7301	To BUS (10)	10
29	7301	To BUS (10)	10
30	7301	To BUS (10)	10
31	7301	To BUS (10)	10
32	7301	To BUS (10)	10
33	7301	To BUS (10)	10
34	7301	To BUS (10)	10
35	7301	To BUS (10)	10
36	7301	To BUS (10)	10
37	7301	To BUS (10)	10
38	7301	To BUS (10)	10
39	7301	To BUS (10)	10
40	7301	To BUS (10)	10



1360-1 to 1360-23



1361-1 to 1361-12

- To BUS (11)
- To BUS (12)
- To BUS (13)
- To BUS (14)
- To BUS (15)
- To BUS (16)
- To BUS (17)
- To BUS (18)
- To BUS (19)
- To BUS (20)
- To BUS (21)
- To BUS (22)
- To BUS (23)



Source Control

Replaces Dwg. No. due to ECN  
 Design Check  
 Dwg. Office  
 Drawn by  
 Designed by  
 CENTRALEN  
 A/S REGI



19	3251	Power Error	10
2	3252	Eye Transmitter Error	10
20	3253	Data Disruption	16
21	3254	Transfer Status	16





22	36L1	DFC OK	4
23	36L1	DFC OK	3





28	43K	DFC Ready	4
----	-----	-----------	---



24	43K	DFC Power OK	4
----	-----	--------------	---




23	43K	DFC OK	3
22	43K	DFC OK	2





Rep. / Dwg. No. due to ECN Replaces Dwg. No. Design Check Dwg. Office C. Drawn by Designed by  
**AIS REGNECENTRALEN**




Unit	LOC CONTROL DELTA	DATES
Dwg. No.	V11829	DATE DRAWN

76A

REVISIONS

13	3502	RB(5)	30	32
14	3502	RB(3)	31	31
15	3503	RB(3)	32	29
16	3504	RB(3)	33	27
17	35B1	RB(4)	36	25
17	35B2	RB(5)	37	23
17	35B5	CA(6)	22	
17	35B2	RB(6)	21	
11	3507	CA(7)	20	
17	35B4	RB(7)	19	
31	36C1	HOC Bus Address	12	10
31	36B1	Transmit Data		

G1 G2




77A

17	3501	CA(8)	24	
17	3501	RB(8)	23	
17	3504	CA(9)	22	
17	3502	RB(9)	21	
11	3505	CA(10)	20	
17	3503	RB(10)	19	
11	3506	CA(11)	22	
17	3504	RB(11)	21	
11	3508	CA(12)	26	
17	3507	RB(12)	25	
11	3509	CA(13)	24	
17	3508	RB(13)	23	
11	3505	CA(14)	22	
17	3503	RB(14)	21	
11	35B2	CA(15)	20	
17	3507	RB(15)	19	
31	36C1	HOC Bus Address	12	10
31	36B1	Transmit Data		

REVISIONS

G1 G2






Unit: R4000  
 Dwg. No. V41830  
 A/S REGN CENTRALEN  
 Drawn by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Rev. by Dwg. No.

HOC BUS in(0:15)  
 Basic Diagram


ERC-30

11	25B5	CSA(15)	22
17	34B1	RB(15)	23
11	25B7	CSA(17)	22
17	34B2	RB(17)	24
11	25B5	CSA(18)	20
17	34B3	RB(18)	19
11	25A7	CSA(19)	22
17	34B4	RB(19)	20
11	25A3	CSA(20)	21
17	34A1	RB(20)	25
11	25A4	CSA(21)	24
17	34A2	RB(21)	22
11	25A5	CSA(22)	22
17	34A3	RB(22)	2
23	57B5	WRITE	20
17	34A4	RB(23)	16















Unit: Re 4000  
 Dwg. No.: V11831  
 Designed by: 181169 FBP  
 Drawn by:  
 Design Check:  
 Replaces Dwg. No. due to ECN:  
 Ref. Dwg. No.:

HOC BUS (in 16:25) and HOC control  
 Logic Diagram




Unit No. / Rev. No. / Date to ECH / Replicates / Rev. No. / Design Check / Dwg. Office / Drawn by / Designed by / STRALEN / A/S REGNE

PEP formular 2/11 68



AVS REGN INTRALEN  
 Drawn by  
 Design Check  
 Replaces ing. No.  
 due to EGN  
 by Dwg. No.


Unit RC4000	HOC BUS out (12:23)	OFC 033
Dwg. No. V11833	Logic Diagram	



Unit: RC 4000  
 Dwg. No.: V11834  
 Designed by: 281169 FEP  
 Drawn by:  
 Dwg. Office:  
 Design Check:  
 Replaces:  
 Rev. No.:  
 due to ICN:  
 by Prg. No.:

PLEP formular 2/11/68


Unit	RC 4000	IO BUS (6-17)	DFC 234
Dwg. No.	V11834	Logic Diagram	



Design by Dwg. No.   
 in place of No.   
 due to LCN   
 Design Check   
 Dwg. Office   
 Drawn by   
 Designed by   
 281169   
 UNITRALEN   
 A/S REGN   
 18 68

Unit RC4000	IO BUS (18:33)	DFC D25
Dwg. No. V11835	IO Enable, IO Address, IO Activate, and IO Transfer Logic Diagram	

HDC Cable  
 HDC Cable  
 Cable Request



FC no. V8 140  
 A/S REGN. CENTRALEN  
 Designed by: ~~PKA~~  
 Drawn by: ~~PKA~~  
 Dwg. Office: ~~PKA~~  
 Design Check:  
 Replaces Dwg. No.:  
 Due to ECN:  
 Replaces Dwg. No.:

Q1036A PER  
 281169 FBR



Unit  
 RC4000  
 Dwg. No.  
 V11836

HDC Cable Connections  
 Logic Diagram


DFC036



A/S REGN NTRALEN  
 Designed by 4770-4878P  
 Drawn by  
 Dwg. Office  
 Design Check  
 Inplant Dwg. No.  
 due to ECN  
 Rev. by Dwg. No.







Julian Turing

# Skimming

0 400 0 1000 Volts

1 Hz.




1 B 1



27 P. 1




50.




50

103.



23 D 1



Loosening!!

N-560.15

1"

6A


5H

5F

4A

2A

2B



18

1

0

1

sector work

input

4FI

index

17C



7 June

Count Sector

17C1

19C

19C1




<11> <12> <13> <14> <15> <112>



	11	12	13	14	15	11	12	13	14	15
17C1										
19C										
19C1										



CYC(7) (SECTOR(0:1)) 2171, SECTOR(1)

0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	1	1	0
0	1	0	2	0	1	0	2	3	0	1
0	1	1	3	1	1	1	2	3	0	1
1	0	0	0	0	1	0	1	2	3	0
1	0	1	1	2	1	1	2	3	0	1
1	1	1	3	1	1	1	2	3	0	1



Replaces Dwg. No. 1 due to ECN  
 Design Check  
 Drawn by  
 Designed by  
 INTRALEN  
 A.S. REG.





43 D3

43 B3

43 C3



Cycle Call


Cycle Request


HDC qi Addr.

HDC qi Data

397


HDC Busy





PEH

RCSL: 51-VB851



INTERCONNECTION PLAN FOR RC4318 AND RC433 RC4000 INSTALLATION: \_\_\_\_\_

Dwg. No. \_\_\_\_\_


DFC 402

PCBA Position List

<u>Position</u>	<u>PCBA</u>
DFC 001	RC0933-1 ✓
DFC 002	RC0933-1
DFC 003	RC0997-1
DFC 004	RC0936-1 ✓
DFC 005	RC0936-1
DFC 006	RC0890-1
DFC 007	RC0847-1
DFC 008	RC0834-1
DFC 009	RC0847-1
DFC 010	RC0834-1
DFC 011	RC0836-1
DFC 012	RC3032-1 ✓
DFC 013	RC0935-1 ✓
DFC 014	RC0935-1
DFC 015	RC0935-1
DFC 016	RC0935-1
DFC 017	RC0934-1 ✓
DFC 018	RC0934-1
DFC 019	RC0834-2 ✓
DFC 020	RC0358-1
DFC 021	RC0839-1
DFC 022	RC0834-1
DFC 023	RC0838-1
DFC 024	RC0847-1
DFC 025	RC0934-1
DFC 026	RC0934-1
DFC 027	RC0898-1
DFC 028	RC0898-1
DFC 029	RC0898-1
DFC 030	RC0934-1
DFC 031	RC0934-1
DFC 032	RC0934-1

DFC 402

<u>Position</u>	<u>FCBA</u>
DFC 033	RC0934-1
DFC 034	RC0897-1
DFC 035	RC0897-1
DFC 036	RC0897-1
DFC 037	RC0897-1
DFC 038	RC0901-1
DFC 039	RC0935-1
DFC 040	RC0935-1
DFC 041	RC0935-1
DFC 042	RC0935-1
DFC 043	RC0839-1
DFC 044	RC3032-1
DFC 045	RC0834-1
DFC 046	RC0839-1
DFC 047	RC3032-1
DFC 048	RC0834-1
DFC 049	RC0839-1
DFC 050	RC3032-1
DFC 051	RC0834-1
DFC 052	RC0834-1
DFC 052	RC0905-2/1
DFC 053	RC0897-1
DFC 054	RC0835-1
DFC 055	RC0839-1/5
DFC 056	RC0835-1
DFC 057	RC0834-1
DFC 058	RC0837-1
DFC 059	RC0835-1
DFC 070	RC0835-1
DFC 071	RC0835-1
DFC 072	RC0835-1
DFC 073	RC0834-1
DFC 074	RC0850-2
DFC 075	RC0833-3



CIRCUIT

A	2	3	A 1
B	5	6	B 4
C	7	8	C 9
D	10	11	D 12
E	14	15	E 13
G	17	18	F 16
G	24	25	G 26
H	27	28	H 29
J	31	32	J 30
K	34	35	K 33
L	36	37	L 38
M	39	40	M 41

4



CIRCUIT  
N 23

0



CIRCUIT  
P 19  
R 20

POWER REQUIREMENTS:

0V (Pew 21)

+5V (Pew 22) 150mA

Power dissipation 790 mW.

Unit: RCLM 400  AIS REGNE CENTRALEN	Designed 17.10.69	PCARD SPECIFICATION  12 AM 401, R0022-2	Drawing No	
	Approved		Drawn by	
	Checked		Checked	
	Last Revision		Sheets	Sheet

TTL  
MSI


## CIRCUIT TYPES SN5486, SN7486 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

- Input-Clamping Diodes Simplify System Design
- Fully Compatible with TTL, DTL, and Other MSI Circuits
- Typical Propagation Delay Times: 12 ns

logic

TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



description

Each of these monolithic, quadruple 2-input exclusive-OR gates utilize TTL circuitry to perform the function:  $Y = A\bar{B} + \bar{A}B$ . When the input states are complementary, the output goes to a logical 1.

These circuits are fully compatible for use with other TTL or DTL circuits. Input clamping diodes are provided to minimize transmission line effects and thereby simplify system design. Input buffers are used to lower the fan-in requirement to only one normalized series 54/74 load. A full fan-out to 10 normalized series 54/74 loads is available from each of the outputs in the logical 0 state. A fan-out of 20 is provided in the logical 1 state to facilitate connection of unused inputs to used inputs. Propagation delay is 12 nanoseconds and power dissipation is 37.5 milliwatts typically for each exclusive-OR function.

The SN5486 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and the SN7486 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

absolute maximum ratings (over operating temperature range unless otherwise noted)

Supply Voltage $V_{CC}$ (See Note 1)	7 V
Input Voltage, $V_{in}$ (See Note 1)	5.5 V
Operating Case Temperature Range: SN5486S	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
Operating Free-Air Temperature Range: SN5486J, SN5486N	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN7486 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage Temperature Range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: These voltage values are with respect to network ground terminal.

TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-27

TTL  
MSI

## CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

### A TTL MSI PARALLEL-IN PARALLEL-OUT REGISTER

for application as

- N-Bit Serial-To-Parallel Converter
- N-Bit Parallel-To-Serial Converter
- N-Bit Storage Register

#### description



This monolithic shift register, utilizing transistor-transistor-logic (TTL) circuits in the familiar Series 54/74 configuration, is composed of four R-S master-slave flip-flops, four AND-OR INVERT gates, one AND-OR-INVERT gates, one AND-OR gate, and six inverter-drivers. Internal interconnections of these functions provide a versatile register which will perform right-shift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an n-bit right-shifter or left-shift register. This register can also be used as a parallel-in, parallel-out storage register with gate (mode) control.

When a logical 0 level is applied to the mode control input, the number-1 AND gates are enabled and the number-2 AND gates are inhibited. In this mode the output of each flip-flop is coupled to the R-S inputs of the succeeding flip-flop and right-shift operation is performed by clocking at the clock 1 input. In this mode, serial data is entered at the serial input. Clock 2 and parallel inputs A through D are inhibited by the number-2 AND gates.

When a logical 1 level is applied to the mode control input, the number-1 AND gates are inhibited (decoupling the outputs from the succeeding R-S inputs to prevent right-shift) and the number-2 AND gates are enabled to allow entry of data through parallel inputs A through D and clock 2. This mode permits parallel loading of the register, or with external interconnection, shift-left operation. In this mode, shift-left can be accomplished by connecting the output of each flip-flop to the parallel input of the previous flip-flop (D<sub>out</sub> to input C, and etc.), and serial data is entered at input D.

Clocking for the shift register is accomplished through the AND-OR gate E which permits separate clock sources to be used for the shift-right and shift-left modes. If both modes can be clocked from the same source, the clock input may be applied commonly to clock 1 and clock 2. Information must be present at the R-S inputs of the master-slave flip-flops prior to clocking. Transfer of information to the output pins occurs when the clock input goes from a logical 1 to a logical 0.

This shift register is completely compatible with Series 54/74 TTL and DTL logic families. Average power dissipation is typically 250 milliwatts.





# CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

absolute maximum ratings (over operating temperature range unless otherwise noted)

Supply Voltage $V_{CC}$ (See Note 1)	7 V
Input Voltage $V_{in}$ (See Notes 1 and 2)	5.5 V
Operating Case Temperature Range: SN5495S Circuits	-55°C to 125°C
Operating Free-Air Temperature Range: SN5495J, SN5495N Circuits	-55°C to 125°C
SN7495 Circuits	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

recommended operating conditions (over operating temperature range)

	MIN	NOM	MAX	UNIT
Supply Voltage $V_{CC}$ (See Note 1): SN5495 Circuits	4.5	5	5.5	V
SN7495 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output	10			
Width of Clock Pulse $t_{p(clock)}$ (See Figure 9): SN5495 Circuits	20	10		ns
SN7495 Circuits	15	10		ns
Setup Time Required at Serial, A, B, C, or D Inputs $t_{setup}$ (See Figure 9)	20	10		ns
Hold Time Required at Serial, A, B, C, or D Inputs $t_{hold}$ (See Figure 9)	0	-10		ns
Logical 0 Level Setup Time Required at Mode Control ( $t_1$ in Figure 10) (With Respect to Clock 1 input)	20			ns
Logical 1 Level Setup Time Required at Mode Control ( $t_2$ in Figure 10) (With Respect to Clock 2 input)	20			ns
Logical 0 Level Setup Time Required at Mode Control ( $t_3$ in Figure 10) (With Respect to Clock 2 input)	10			ns
Logical 1 Level Setup Time Required at Mode Control ( $t_4$ in Figure 10) (With Respect to Clock 1 input)	10			ns

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input voltages must be zero or positive with respect to network ground terminal.

electrical characteristics (over operating temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP†	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	1 and 3	$V_{CC} = \text{MIN}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	2 and 4	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	1 and 3	$V_{CC} = \text{MIN}$ , $I_{load} = -400 \mu\text{A}$	2.4			V
$V_{out(0)}$ Logical 0 output voltage	2 and 4	$V_{CC} = \text{MIN}$ , $I_{sink} = 16 \text{ mA}$			0.4	V
$I_{in(0)}$ Logical 0 level input current at any input except mode control	5	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at mode control	5	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at any input except mode control	6	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$		40		$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$		1		mA
$I_{in(1)}$ Logical 1 level input current at mode control	6	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$		80		$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$		1		mA
$I_{OS}$ Short-circuit output current‡	7	$V_{CC} = \text{MAX}$	-18		-57	mA
$I_{CC}$ Supply current	8	$V_{CC} = \text{MAX}$		50	72	mA
				50	82	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the particular circuit type.

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


‡ Not more than one output should be shorted at a time.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum shift frequency	9	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	20	31		MHz
$t_{pd1}$ Propagation delay time to logical 1 level from clock 1 or clock 2 to outputs	9	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		26	35	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock 1 or clock 2 to outputs	9	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		24	35	ns

# CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

schematic








NOTE: 1. Pinout variations in other packages are shown in parentheses.

# CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits†



TEST TABLE		
TEST	APPLY 4.5 V	APPLY GND
MODE CONTROL	CLOCK 2	NONE
SERIAL INPUT	NONE	MODE CONTROL
INPUT A	MODE CONTROL	NONE
INPUT B	MODE CONTROL	NONE
INPUT C	MODE CONTROL	NONE
INPUT D	MODE CONTROL	NONE
CLOCK 1	NONE	MODE CONTROL
CLOCK 2	MODE CONTROL	NONE

1. Each input is tested separately.

† Arrows indicate actual direction of current flow.

# CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)




FIGURE 6




FIGURE 7





FIGURE 8

†Arrows indicate actual direction of current flow.

# CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION


switching characteristics



# CIRCUIT TYPES SN5495, SN7495 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS


## PARAMETER MEASUREMENT INFORMATION

recommended mode control setup times



**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

PRINTED IN U.S.A.  
TI cannot assume any responsibility for any circuits shown  
or represent that they are free from patent infringement.  
TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME  
IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE



POWER REQUIREMENTS

0V (Pew 21)  
 +12V (Pew 1) 180mA  
 -12V (Pew 4) 180mA  
 Power dissipation 5300mW

Unit: RCLM 100

Designed 15/10/87

CARD SPECIFICATION

Drawing No

AIS REGNE  
CENTRALEN

Approved

18 DC 408

Drawn by



Checked

Checked

Last Revision

\_\_\_\_ Sheets Sheet \_\_\_\_

+12V  
-12V



CIRCUIT

42	A	11
13	B	14
15	C	16
17	D	18
19	E	20
10	F	9
8	G	7
6	H	5
3	I	2
32	J	33
31	K	30
29	L	28
27	M	26
25	N	24
34	P	35
36	R	37
38	S	39
40	T	41
	U	
	V	

102P  
1.2k  
50k

Unit: FOLM 200  AIS REGNE CENTRALEN	Designed: 15/10/85	CIRCUIT PROGRAM 12 DC 408	Drawing No	
	Approved		Drawn by	
	Checked		Checked	
	Last Revision		Sheets	Sheet




CIRCUIT

A B C

CIRCUIT

A' B' C'



POWER REQUIREMENTS

0V (Pin 21)

+5V (Pin 22)





250mA

Power dissipation

1320mW

Form. 304-100, 6, 69

Unit:  AIS REGNE CENTRALEN	Designed 20.11.69 FBP	CARD SPECIFICATION  330404 RC0935-1	Drawing No
	Approved		Drawn by
	Checked		Checked
	Last Revision		Sheets Sheet



	PIN	
+5V	23	280mV
0V	24	
POWER FEEDBACK 1350mV		

Replaced by Dwg. No. \_\_\_\_\_  
 due to ECN \_\_\_\_\_  
 Replaces Dwg. No. \_\_\_\_\_  
 Design Check \_\_\_\_\_  
 Dwg. Office Check \_\_\_\_\_  
 Drawn by \_\_\_\_\_  
 Designed by 31.11.69 F.R.K.  
**A/S REGNENTRALEN**

# MSI 4-BIT BINARY COUNT

## A FAIRCHILD COMPATIBLE CURRENT SINKING LOGIC PRODUCT

**GENERAL DESCRIPTION** — The 9316 is a high speed synchronous 4-bit binary decade counter. It is a synchronously presettable, multifunctional MSI building block useful in a large number of counting, digital integration, and conversion applications. Several stages of synchronous operation are obtainable with no external gating packages required through an internal carry look-ahead counting technique.

**FEATURES:**


- SYNCHRONOUS COUNTING AND PARALLEL ENTRY
- DECODED TERMINAL COUNT
- BUILT-IN CARRY CIRCUITRY
- TYPICAL POWER DISSIPATION OF 300 mW
- THE INPUT/OUTPUT CHARACTERISTICS PROVIDE EASY INTERFACING WITH FAIRCHILD DT<sub>μ</sub>L, LPDT<sub>μ</sub>L, AND TTL FAMILIES (CCSL).
- ALL CERAMIC HERMETIC 15 PIN DUAL IN-LINE PACKAGE AND FLAT PACKAGE
- INPUT DIODE CLAMPING

**ABSOLUTE MAXIMUM RATINGS** (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5 V to +7 V
Voltage Applied to Outputs for high output state	-0.5 V to V <sub>CC</sub> value
Input Voltage (D.C.)	-0.5 V to +5.5 V

**ORDER INFORMATION** — Specify U659316XXX for 16-pin Dual in-Line Package, U3L9316XXX for 16-pin Flat Package where XXX is 51X for the -55°C to +125°C temperature range, or 59X for the 0°C to 75°C temperature range.


**LOGIC DIAGRAM**



V<sub>CC</sub> = Pin 16  
Gnd = Pin 8


**PHYSICAL DIMENSIONS**

**DUAL IN-LINE PACKAGE**



**NOTE:**  
1. Leads are intended for insertion in hole rows .300" centers. They are purposely shipped with a "positive" (.375) misalignment to facilitate insertion.

**FLAT PACKAGE**




**FUNCTIONAL DESCRIPTION** — A clock buffer and inverter drives the four clocked RS master-slave flip flops in parallel, so that synchronous operation is obtained. When the clock input (CP) is low, the slave is steady, but data can enter the master via the R and the S inputs. During the low to high transition of CP, first the data inputs (R and S) are inhibited, so that a later change in the input data will not affect the master; secondly, the new information in the master is transferred to the slave and is reflected at the outputs. When the transfer is completed both the master and slave are steady as long as the clock input remains high, and regardless of the logic state at any other input to the device. During the high to low transition of the clock input, first the transfer path from master to slave are inhibited, leaving the slave steady in its present state, secondly, the data inputs (R and S) are enabled so that new data can enter the master. As a result of this synchronous operation higher clock frequency is possible and much less external logic is required in most applications. Some restrictions are placed on the manner of selection. First, the transition of CEP or CET from high to low or of PE from low to high may only be done when CP is high. The remaining transitions may be made by following the setup and release times specified under "Switching Characteristics." The asynchronous MR clears the counter independent of any other input.

Note: CE (count enable) = CEP • CET  
 TC = CET • Q<sub>0</sub> • Q<sub>1</sub> • Q<sub>2</sub> • Q<sub>3</sub>


LOADING RULES

CCSL LOAD AND DRIVE FACTORS



V<sub>CC</sub> = Pin 16  
 Gnd = Pin 8

TT<sub>μ</sub>L LOAD AND DRIVE FACTORS



V<sub>CC</sub> = Pin 16  
 Gnd = Pin 8

(1 U.L. = 1 TT<sub>μ</sub>L input gate load)

ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -55°C to +125°C, V<sub>CC</sub> = 5.0 V ± 10%)

SYMBOL	CHARACTERISTICS	LIMITS			UNITS	CONDITIONS & COMMENTS
		-55°C MIN. MAX.	+25°C MIN. TYP. MAX.	+125°C MIN. MAX.		
V <sub>OH</sub>	Output High Voltage	2.4	2.4 2.7	2.4	Volts	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.36 mA
V <sub>OL</sub>	Output Low Voltage	0.4	0.2 0.4	0.4	Volts	V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 9.6 mA V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 7.44 mA
V <sub>H</sub>	Input High Voltage	2.0	1.7	1.4	Volts	Guaranteed input high threshold for all inputs
V <sub>L</sub>	Input Low Voltage	0.8	0.9	0.8	Volts	Guaranteed input low threshold for all inputs
I <sub>F</sub>	Input Load Current MR, CEP	-1.6	-1.0 -1.6	-1.6	mA	V <sub>CC</sub> = 5.5 V V <sub>F</sub> = 0.4 V
2I <sub>F</sub>	Input Load Current CP, PE, CET	-3.2	-2.0 -3.2	-3.2	mA	
3I <sub>F</sub>	Input Load Current P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub>	-1.07	-0.7 -1.07	-1.07	mA	
I <sub>L</sub>	Input Leakage Current MR, CEP	60	10 60	60	μA	V <sub>CC</sub> = 5.5 V V <sub>R</sub> = 4.5 V
2I <sub>L</sub>	Input Leakage Current CP, PE, CET	120	20 120	120	μA	
3I <sub>L</sub>	Input Leakage Current P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub>	40	7.0 40	40	μA	

# FAIRCHILD MEDIUM SCALE INTEGRATION • 9316

ELECTRICAL CHARACTERISTICS ( $T_A = 0^\circ\text{C}$  to  $+75^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 5\%$ )

SYMBOL	CHARACTERISTICS	LIMITS						UNITS	CONDITIONS & COMM.	
		0°C		+25°C			+75°C			
		MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.		
$V_{OH}$	Output High Voltage	2.4		2.4	3.0		2.4		Volts	$V_{CC} = 4.75\text{ V}$ , $I_{OL} = -0.36\text{ mA}$
$V_{OL}$	Output Low Voltage		0.45		0.2	0.45		0.45	Volts	$V_{CC} = 5.25\text{ V}$ , $I_{OL} = 9.6\text{ mA}$ $V_{CC} = 4.75\text{ V}$ , $I_{OL} = 8.5\text{ mA}$
$V_{IH}$	Input High Voltage	1.9		1.8			1.6		Volts	Guaranteed input high threshold for all inputs
$V_{IL}$	Input Low Voltage		0.85		0.85		0.85		Volts	Guaranteed input low threshold for all inputs
$I_F$	Input Load Current MR, CEP		-1.6		-1.0	-1.6		-1.6	mA	$V_{CC} = 5.25\text{ V}$ $V_F = 0.4\text{ V}$
$2I_F$	Input Load Current CP, PE, CET		-3.2		-2.0	-3.2		-3.2	mA	
$\frac{3}{2}I_F$	Input Load Current $P_0, P_1, P_2, P_3$		-1.07		-0.7	-1.07		-1.07	mA	
$I_R$	Input Leakage Current MR, CEP		60		10	60		60	$\mu\text{A}$	$V_{CC} = 5.25\text{ V}$ $V_R = 4.5\text{ V}$
$2I_R$	Input Leakage Current CP, PE, CET		120		20	120		120	$\mu\text{A}$	
$\frac{3}{2}I_R$	Input Leakage Current $P_0, P_1, P_2, P_3$		40		7.0	40		40	$\mu\text{A}$	

SWITCHING CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ )

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS & COMMENT
$t_{pd+}$ (Q)	Turn-Off Delay		20		ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$ (Fig. 1)
$t_{pd-}$ (Q)	Turn-On Delay		15		ns	
$t_{pd+}$ (TC)	Turn-Off Delay for TC		35		ns	
$t_{od-}$ (TC)	Turn-On Delay for TC		20		ns	
$t_s$ (SE)	Set-Up Time for CE		14		ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$ (Fig. 2)
$t_r$ (CE)	Release Time for CE		12		ns	
$t_s$	Set-Up Time for Data		18		ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$ (Fig. 3)
$t_r$	Release Time for Data		17		ns	
$t_s$ (PE)	Set-Up Time for PE		30		ns	
$t_r$ (PE)	Release Time for PE		28		ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$ (Fig. 3)
$t_{pd-}$ (MR)	Turn-On Delay for MR		33		ns	
$t_{p\pm}$	Propagation Delay for CET to TC		14		ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 15\text{ pF}$

SET-UP TIME:  $t_s$  is defined as the minimum time required for the logic level to be present at the logic input prior to the clock transition from low to high in order for the flip-flop(s) to respond.

RELEASE TIME:  $t_r$  is defined as the maximum time allowed for the logic level to be present at the logic input prior to the clock transition from high to low in order for the flip-flop(s) not to respond.

SWITCHING TIME WAVEFORMS

CENTS

Fig. 1




Fig. 2





Fig. 3



CENTS

Fig. 4





Fig. 5




50% (Fig.

50% (Fig.



z from

A from

APPLICATIONS



SYNCHRONOUS COUNTING SCHEME



POWER REQUIREMENTS:

0V (Pin 21)  
 +5V (Pin 22) 130 mA  
 +12V (Pin 1) 260 mA  
 -12V (Pin 4) 280 mA  
 Power dissipation 7200 mW

Unit: 1000000

Designed (S.D.) S.F.P.

CARD SPECIFICATION:

Drawing No

Drawn by

Checked

AIS REGNE  
CENTRALEN

Approved

Checked


Last Revision

80B409  
0933-1

Sheets

Sheet

-10V  
+5V  
+12V







+12V PIN 1 260 mA  
+5V PIN 2,3 150 mA  
0V PIN 3,1 0 mA  
-12V PIN 4 280 mA

7200 mW

Unit: PAV 1000		Designed: IS KOSKIB	
CENTRALE		Approved	
Last Revision:		Checked	
CIRCUIT DIAGRAM		Drawing No.	
806469) 2		Drawn by	
R00933-1		Checked	
		Sheets	
		Sheet	





	Pin	
+5V	22	22µF m41
0V	21	

POWER REQUIREMENTS 140mW

A/S REGN-CENTRALEN  
 Designed by 21169 FBP  
 Drawn by  
 Dwg. Office  
 Design Check  
 Replaces Dwg. No.  
 due to EGN  
 Replaced by Dwg. No.




Figure . . . . . Location of Cylinders, Heads, and Sectors on a Disc Kit.

The Disc Segment Address is  $40 \times \text{Cylinder} + 4 \times \text{Head} + \text{Sector}$

1  
2  
3  
4 DFC 402 8/1-70

5 I ADEFORDELING

6  
7 ANTAL PLADER = 66

8 ANTAL KABELSTIK = 8

9 ANTAL RESERVEREDE POSITIONER = 0

11	TYPE	ANTAL	RC-NR.	KREDSLØB
13	1	7	834-1	12AC401
	2	5	839-1	7AC402
15	3	2	838-1	4AC403
	5	1	860-2	4DD402
17	14	1	884-1	9BA403/1AA405
	16	4	835-1	6BC401
19	17	3	847-1	7AG401
	23	1	8016-38	38 POL ELCO
21	24	7	8016-90	90 POL ELCO
	26	1	837-1	3BB401
23	35	1	836-1	5AC404
	7	1	890-1	11DB402/1DB403
25	41	1	894-1	4DB404/1DB405
	43	1	858-1	1AG402
27	50	1	893-2	1FF402
	55	3	898-1	1DB406
29	56	6	897-1	10DC405
	58	1	901-1	1AJ408
31	60	1	903-1/	1AJ407/1BG407/1CC406
	69	1	909-1/	6CB402
33	72	2	933-1	8DB409
	73	8	934-1	3BF403
35	74	8	935-1	3BD404
	75	2	936-1	18DC408
37	76	1	834-2	12AM401
	77	4	3032-1	12AD401

39  
41  
43  
45  
47  
49  
51  
53  
55  
57  
59  
61  
63

1

3

DFC 402 8/1-70


5 TABLE POSITION LIST

7 FORMAT = 3 x 26

9	IND	AKT	TYP	SYM	TYP
11	1	64	16	49	72
	2	66	16	50	72
13	3	62	60	70	56
	4	65	69	52	75
15	5	67	1	53	75
	6	21	2	36	37
17	7	44	77	23	17
	8	10	14	22	1
19	9	9	17	9	17
	10	16	74	8	14
21	11	15	74	57	35
	12	45	1	18	77
23	13	75	50	19	74
	14	74	5	17	74
25	15	23	3	11	74
	16	22	1	10	74
27	17	14	74	31	73
	18	12	77	30	73
29	19	13	74	21	76
	20	41	74	51	43
31	21	19	76	6	2
	22	8	1	16	1
33	23	7	17	15	3
	24	42	74	46	17
35	25	40	74	44	73
	26	39	74	45	73
37	27	70	16	76	55
	28	50	77	77	55
39	29	68	26	78	55
	30	18	73	35	73
41	31	17	73	34	73
	32	33	73	33	73
43	33	32	73	32	73
	34	31	73	71	56
45	35	30	73	72	56
	36	6	37	73	56
47	37	46	2	74	56
	38	48	1	55	58
49	39	47	77	26	74
	40	69	2	25	74
51	41	72	16	20	74
	42	49	2	24	74
53	43	51	1	56	2
	44	25	73	7	77
55	45	26	73	12	1
	46	24	17	37	2
57	47	71	3	39	77
	48	52	1	38	1
59	49	1	72	42	2
	50	2	72	28	77
61	51	20	43	43	1
	52	4	75	48	1
63	53	5	75		
	54	73	41		

5	55	38	58		
7	56	43	2		
	57	11	35		
9	62			3	60
	63			75	56
11	64			1	16
	65			4	69
13	66			2	16
	67			5	1
15	68			29	26
	69			40	2
17	70	3	56	27	16
	71	34	56	47	3
19	72	35	56	41	16
	73	36	56	54	41
21	74	37	56	14	5
	75	63	56	13	50
23	76	27	55		
	77	28	55		
25	78	29	55		


	KABP	X	Y	TYPE
27				
29				
31	1360	37	393	24
33	1361	37	-30	24
35	1362	195	395	24
37	1363	195	-30	24
39	1364	350	395	24
41	1365	350	-30	24
43	1366	-60	55	24
45	1369	-60	105	23
47				
49				
51				
53				
55				
57				
59				
61				
63				



OFC 400  
 DATA CHANNEL STRUCTURE

R400 Data Channels

AC doc V8 140  
 A/S REC  
 CENTRALEN  
 Designed by 040270 FGP  
 Drawn by  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 by Dwg. No.




DFC 402  
 FLOW DIAGRAM


Unit	
Dwg. No.	

1. Write segment address

1 word time = 19.2ns



2. Read segment address



Segment address format:

1 0 0 0 0 0 0 0 0 0 < Cyl. address > head < S1 >

WRITE & READ ADDRESS, READ & WRITE ADDRESS  
TIMING DIAGRAM




Unit

Dwg. No.


READ DATA  
TIMING DIAGRAM

4. Read Data







base-minisystems CDC tick unit.



Write:



Read:



Unit: DFC	Designed 7.10.69	Drawing No.
	Approved	Drawn by
CENTRALEN	Checked	Checked
	Last Revision:	Sheets
		Sheet