

---

**RCSL No:** 52-AA1043  
**Edition:** May, 1981  
**Author:** Knud E. Hansen

---

**Title:**

General Information  
IOM501

Rev. 0

---

---

**Keywords:**

RC850, IOM501, General Information, Rev. 0.

---

**Abstract:**

This paper is a general information for IOM501,  
dual RC350x I/O interface to RC850.

(14 printed pages).

---

Copyright © 1981, A/S Regnecentralen af 1979  
RC Computer A/S  
Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

<u>CONTENTS</u>	<u>PAGE</u>
1. SHORT DESCRIPTION .....	1
2. USED ITEMS .....	3
3. CHECK OUT PROCEDURE .....	4
3.1 WRITE CONTROL/READ STATUS Test .....	4
3.2 DMA Test .....	6




1. SHORT DESCRIPTION

1.

The IOM501 is connected to 2 RC350x I/O channels, either on the same RC350x or on 2 RC350x.

Physically the IOM501 is placed inside the RC853 and powered from the RC853 power supply. On fig. 1.0 is shown the external connectors to the display unit with an IOM501.



BRIGHTNESS CONTROL ACCESSIBLE FROM THE FRONT

DISPLAY

KEYBOARD

KEYBOARD

RESET

CIRCUIT LINE

LINE II (PRINTER)

LINE I

FOR AUX CONNECTORS

MAINS

POWER ON/OFF

CLICK ON/OFF

LOUDSPEAKER

VOLUME FOR CLICK AND BEEP SOUND

Fig. 1.0

RC853 Backpanel connector and switch locations

2. USED ITEMS

2.

IOM501	Input/Output Module
CBL466	I/O cable to RC350x
CBL679	Internal cable between IOM501 and RC853 backplane

### 3. CHECK OUT PROCEDURE

3.

This section describes small test loops to be written into RC3500/3503 memory by the operator using the front panel/debug console.

A testprogram (ROA639) is installed in the RC853 microprocessor board (MIC), position U25.

#### 3.1 WRITE CONTROL/READ STATUS Test

3.1

This loop transfers data to and from the Z80 microprocessor system using a Write Control-Read Status sequence.

ADDRESS		MEMORY CONTENTS		MNEMONIC
HEX	OCTAL	OCTAL	HEX	
0	0	0 0 2 0 0 0	0 4 0 0	LDR W2 I 0
2	2	0 4 2 0 0 1	4 4 0 1	ADD W2 I + 1
4	4	1 7 6 1 1 2	F C 4 A	AND W2 I
6	6	0 0 0 3 7 7	0 0 F F	377 <sub>8</sub>
8	10	1 7 1 5 0 0	F 3 4 0	LDR W1 X2 I
A	12	1 4 7 0 4 0	C E 2 0	WCC W3 X0 Dev X
C	14	0 0 1 0 0 0	0 2 0 0	LDR W1 I 0
E	16	1 4 3 6 4 0	C 7 A 0	RSC W3 X3 Dev X
10	20	1 7 2 3 2 1	F 4 D 1	BEW W2 X1 I
12	22	0 0 0 0 0 2	0 0 0 2	2
Error:	14	0 0 0 0 2 4	0 0 1 4	LDR W0 I 24 <sub>8</sub>

#### Operation

1. Clear all levels by pushing STOP-AUTO.
2. Write the program listed above into memory (X is substituted by the I/O channel number, to which the IOM501 channel 1 (2) is connected).



3. Set level X by powering down-up the RC853.
4. W0 (X) := 0.
5. Set RUN mode.

If an error is found the program will loop in addr.  $24_8$  with:

W2 (X) := wanted byte

W1 (X) := read byte

## 3.2 DMA Test

3.

This loop transfers a block of data to/from the Z80 memory using the DMA mode.

ADDRESS		MEMORY CONTENTS		MNEMONIC
HEX	OCTAL	OCTAL	HEX	
0	0	0 0 0 0 0 0	0 0 0 0	CONSTANT
2	2	1 7 6 0 0 0	F C 0 0	LDR W2
4	4	0 0 0 0 0 0	0 0 0 0	0
6	6	0 4 2 0 0 1	4 4 0 1	ADD W2 I + 1
8	10	1 7 6 0 0 3	F C 0 3	STR W2
A	12	0 0 0 0 0 0	0 0 0 0	0
C	14	1 7 7 1 0 0	F E 4 0	LDR W3 I
E	16	0 0 1 0 0 0	0 2 0 0	1000g
10	20	1 7 2 6 4 3	F 5 A 3	STR W2 X3 C
12	22	0 4 2 0 0 1	4 4 0 1	ADD W2 I + 1
14	24	1 7 7 1 6 1	F E 7 1	BEWN W3 I
16	26	0 0 1 4 0 0	0 3 0 0	1400g
18	30	0 0 0 0 2 0	0 0 1 0	20g
1A	32	0 0 1 1 7 7	0 2 7 F	LDR W1 I - 1
1C	34	1 4 7 0 4 0	C E 2 0	WCC W3 X0 <u>Dev X</u>
1E	36	1 7 6 1 0 0	F C 4 0	LDR W2 I
20	40	0 0 1 0 0 0	0 2 0 0	1000g
22	42	1 7 7 1 0 0	F E 4 0	LDR W3 I
24	44	0 0 1 4 0 0	0 3 0 0	1400g
26	46	1 4 7 5 0 0	C F 4 0	Wbb W3 X2 <u>Dev X</u>
28	50	0 0 1 0 0 0	0 2 0 0	LDR W1 I 0
2A	52	0 0 1 0 0 0	0 2 0 0	-
2C	54	0 0 1 0 0 0	0 2 0 0	-
2E	56	0 0 1 0 0 0	0 2 0 0	-
30	60	0 0 1 0 0 0	0 2 0 0	-
32	62	0 0 1 0 0 0	0 2 0 0	-
34	64	1 4 7 0 4 0	C E 2 0	WCC W3 X0 <u>Dev X</u>
36	66	1 7 6 1 0 0	F C 4 0	LDR W2 I
38	70	0 0 2 0 0 0	0 4 0 0	2000g
3A	72	1 7 7 1 0 0	F E 4 0	LDR W3 I
3C	74	0 0 2 4 0 0	0 5 0 0	2400g
3E	76	1 4 3 5 0 0	C 7 4 0	RBB W3 X2 <u>Dev X</u>
40	100	1 7 6 1 0 0	F C 4 0	LDR W2 I
42	102	0 0 1 0 0 0	0 2 0 0	1000g
44	104	1 7 7 1 0 0	F E 4 0	LDR W3 I
46	106	0 0 2 0 0 0	0 4 0 0	2000g
48	110	1 7 1 4 4 0	F 3 2 0	LDR W1 X2 C
4A	112	1 7 1 6 6 1	F 3 B 1	BEWN W1 X3
4C	114	0 0 0 1 3 2	0 0 5 A	132
4E	116	0 4 3 0 0 2	4 6 0 2	ADD W3 I + 2
50	120	1 7 7 1 2 1	F E 5 1	BEW W3 I
52	122	0 0 2 4 0 0	0 5 0 0	2400g
54	124	0 0 0 0 0 2	0 0 0 2	2
56	126	1 7 4 1 0 0	F 8 4 0	LDR W0 I
58	130	0 0 0 1 1 0	0 0 4 8	110g
Error:	5A	1 7 4 1 0 0	F 8 4 0	LDR W0 I
		0 0 0 1 3 2	0 0 5 A	132g

Operation

1. Clear all levels (push STOP-AUTO).
2. Write the program listed above into memory (X = used dev. no.).
3. Set level X by powering down-up the RC853.
4. W0 (X) := 2.
5. Set RUN mode.

If an error occurs the program will loop in  $132_8$ :

W1 (X):            wanted byte  
mem (W3 (X)): read byte



**RETURN LETTER**

Title: General Information IOM501, Rev. 0      RCSL No.: 52-AA1043

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

---

---

---

---

Do you find errors in this manual? If so, specify by page.

---

---

---

---

How can this manual be improved?

---

---

---

---

Other comments?

---

---

---

---

---

Name: \_\_\_\_\_ Title: \_\_\_\_\_

Company: \_\_\_\_\_

Address: \_\_\_\_\_

Date: \_\_\_\_\_

Thank you

..... **Fold here** .....

..... **Do not tear - Fold here and staple** .....

**Affix  
postage  
here**

 **REGNECENTRALEN**  
af 1979

Information Department  
Lautrupbjerg 1  
DK-2750 Ballerup  
Denmark

---

**RCSL No:** 52-AA1044  
**Edition:** May, 1981  
**Author:** Knud E. Hansen

---

**Title:**

Technical Description for IOM501

---

---

**Keywords:**

RC853, IOM501, Technical Description.

---

**Abstract:**

This paper contains all technical information about IOM501,  
dual RC350x I/O interface to RC850.

(46 printed pages).

---

Copyright © 1981, A/S Regnecentralen af 1979  
RC Computer A/S

Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.



CONTENTS	PAGE
1. SHORT DESCRIPTION .....	1
2. FUNCTIONAL DESCRIPTION .....	2
2.1 I/O Interface .....	2
2.1.1 Line Receiver and Demodulator .....	2
2.1.2 Line Driver and Modulator .....	4
2.1.3 DATA OUT Register and HEADER DECODER .....	4
2.1.4 DATA IN/STATUS Register and Header Generator .	5
2.1.5 Interrupt Circuit .....	5
2.2 RC850 Interface .....	6
2.2.1 Z80 I/O Address Decoder .....	6
2.2.2 Z80 Interrupt Generator .....	6
2.2.3 Command/Status Sequence .....	6
2.2.4 DMA Logic .....	8
3. INSTALLATION .....	9
4. LOGIC DIAGRAMS .....	10
Signal List p. 1 .....	Dwg. No. A25893
Circuit Diagram p. 1 .....	Dwg. No. A14030
Signal List p. 2 .....	Dwg. No. A25894
Circuit Diagram p. 2 .....	Dwg. No. A14031
Signal List p. 3 .....	Dwg. No. A25895
Circuit Diagram p. 3 .....	Dwg. No. A14032
Signal List p. 4 .....	Dwg. No. A25896
Circuit Diagram p. 4 .....	Dwg. No. A14033
Signal List p. 5 .....	Dwg. No. A25897
Circuit Diagram p. 5 .....	Dwg. No. A14034
Signal List p. 6 .....	Dwg. No. A25898
Circuit Diagram p. 6 .....	Dwg. No. A14035
Signal List p. 7 .....	Dwg. No. A25899
Circuit Diagram p. 7 .....	Dwg. No. A14036
Signal List p. 8 .....	Dwg. No. A25900
Circuit Diagram p. 8 .....	Dwg. No. A14037
Signal List p. 9 .....	Dwg. No. A25901
Circuit Diagram p. 9 .....	Dwg. No. A14038

<u>CONTENTS (continued)</u>	<u>PAGE</u>
Signal List p. 10 .....	Dwg. No. A25902
Circuit Diagram p. 10 .....	Dwg. No. A14039
Signal List p. 11 .....	Dwg. No. A25903
Circuit Diagram p. 11 .....	Dwg. No. A14040
Signal List p. 12 .....	Dwg. No. A25904
Circuit Diagram p. 12 .....	Dwg. No. A14041
PCB Assembly Drawing .....	Dwg. No. A14053
Jack List J1 .....	Dwg. No. A14042
Jack List J2 .....	Dwg. No. A25891
Jack List J3 .....	Dwg. No. A25892
Cable List CBL466.....	38
Cable List CBL681.....	39

1. SHORT DESCRIPTION

1.

The IOM501 is connected to two RC350x I/O channels, either on the same RC350x or on two RC350x.

The two I/O interfaces in IOM501 are totally independent of each other.

Physically the IOM501 is placed inside the RC85x cabinet and powered from the RC85x power supply.

Before continuing reading this manual the reader should be familiar with the Z80 microprocessor system in the RC85x display and the paper RCSL: 52-AA1028, Programmer's Reference Manual for IOM501.

## 2. FUNCTIONAL DESCRIPTION

2.

Logically the IOM501 interface consists of two identical RC350x controllers, each divided into two parts:

1. I/O Interface (IOI)
2. RC850 Interface

In the following each unit is further described, only for channel 1; the numbers in brackets refer to channel 2.

### 2.1 I/O Interface

2.1

The IOI takes care of the communication between RC350x and the IOM. For details refer to block diagram fig. 2.0.

#### 2.1.1 Line Receiver and Demodulator

2.1.1


For details refer to logic diagram 1.

Two balanced signals are received from RC350x, serial data on DATA OUT A-B and clock on CLOCK OUT A-B.

By using transformer coupling, galvanic separation is obtained between RC350x and the IOM interface.

In the demodulator the serial data stream is synchronized with the received clock so that a negative shift on DATA OUT corresponds to a trailing edge on CLOCK OUT.

81.01.05 KNEH 81.04.06 ABP



BLOCKDIAGRAM FOR THE RC 3502 I/O CHANNEL INTERFACE. ONLY CHANNEL 1 IS SHOWN, CHANNEL 2 HAS THE SAME LOGIC LAYOUT

Fig. 2.0

### 2.1.2 Line Driver and Modulator

2.1.2

For details refer to logic diagram 2.

In the modulator the serial data (DATA IN) and the interrupt signal ( $\neg$ , SITR) are mixed, because an interrupt is sent as a logic 1 element on the data lines DATA IN A-B. RC350x decodes a logic 1 on DATA IN A-B as an interrupt whatever moment an input instruction (Read Data, Read Status) is not in progress on the I/O channel in question.


### 2.1.3 DATA OUT Register and HEADER DECODER

2.1.3

For details refer to logic diagram 3 (7).

The serial data received on DATA OUT is shifted into the DATA OUT register. The received word contains 20 bits, 16 data bits and 4 header bits. When the first synchronization bit in the Header is recognized in the bottom of the register, the SHIFT CLOCK is stopped and the header is decoded in accordance with the following table:

Command	Header 1 $x_1$ $x_0$ 1	Strobe pulse
WRITE CONTROL	1 1 1 1	$\neg$ , WRITE CONTROL 1 (2)
WRITE DATA	1 0 1 1	$\neg$ , WRITE DATA 1 (2)
READ DATA	1 0 0 1	$\neg$ , READ DATA 1 (2)
READ STATUS	1 1 0 1	$\neg$ , READ STATUS 1 (2)


  
 First bit on DATA OUT

2.1.4 DATA IN/STATUS Register and Header Generator

2.1.4

For details refer to logic diagram 4 (8).

This is a 12 bits parallel to serial shift register.

If a READ DATA Header is decoded, the strobe pulse READ DATA 1 (2) loads the register with the Read Data byte; and the contents of the register is shifted serial to the demodulator (section 2.1.3) by CLOCK IN. The Read Data word is 8 bits.

If a READ STATUS Header is decoded, the strobe pulse READ STATUS 1 (2) loads the register with the Status byte; and the contents of the register is shifted serial to the modulator (section 2.1.3) by CLOCK IN. The Status word is 8 bits.

The Header contains the following information:

Command	Header 1 x <sub>1</sub> x <sub>0</sub> 1
READ DATA	1 0 1 1
READ STATUS	1 0 1 1

↑  
The first bit sends  
on DATA IN

2.1.5 Interrupt Circuit

2.1.5

For details refer to logic diagram 3 (7).

Whenever data is received from RC350x (CLOCK OUT is pulsed) a monostable is started to block transmission of interrupts. The monostable runs 6  $\mu$ s. after the last CLOCK OUT pulse to secure that the data byte as response to a READ DATA command is transmitted to RC350x before enabling interrupt transmission.

## 2.2 RC850 Interface

2.2

This logic module is divided into the following sections:

- a. Z80 I/O address decoder
- b. Z80 Interrupt generator
- c. Command/Status sequence
- d. DMA logic

### 2.2.1 Z80 I/O Address Decoder

2.2.1

For details refer to logic diagram 11.

This circuit consists of a ROM (ROA623) decoding the value on Z80 address bus ADD 7-0. During DMA operations  $\bar{H}$ , HOLD ACK disables the decoder. On fig. 2.1 is shown the contents of this decoder ROM.

### 2.2.2 Z80 Interrupt Generator

2.2.2

For details refer to logic diagram 11.

Z80A-CTC (4 timer circuit) is used as interrupt generator to the Z80 CPU system. The counters are initialized to 1; when a write control is received, the corresponding counts down to zero causing an interrupt to Z80; the Z80 interrupt routine sets the counter back to 1.

### 2.2.3 Command/Status Sequence

2.2.3

Refer to logic diagram 6 (10).

The write control byte from RC350x is loaded into an 8 bits register, accessible by I/O read from the Z80; in addition an interrupt is sent to the Z80.



I/O DEVICE NUMBER DECODER (ROA623)																	
ADDRESS INPUT (pin numbers)				PIN-OUT													
19	18	17	16	5	4	3	2	1	6	7	8	9	11	12	13	14	FUNCTION
HEX																	
0-FF <sub>8</sub>									1	0	0	0	1	0	0	1	IDLE
400-467 <sub>8</sub>									1	0	0	0	1	0	0	1	IDLE
470 <sub>8</sub>									1	0	0	0	0	0	1	1	↵ EN WCC1 / ↵ SET STATUS1
471 <sub>8</sub>									1	1	0	0	1	0	1	1	↵ SET FIRST REQ1
472 <sub>8</sub>									1	0	1	0	1	0	1	1	↵ START WRITE1
473 <sub>8</sub>									1	1	1	0	1	0	1	1	↵ SEND ITR1
474 <sub>8</sub>									1	0	0	1	1	0	1	0	↵ EN WCC2 / ↵ SET STATUS2
475 <sub>8</sub>									1	1	0	1	1	0	1	1	↵ SET FIRST REQ2
476 <sub>8</sub>									1	0	1	1	1	0	1	1	↵ START WRITE2
477 <sub>8</sub>									1	1	1	1	1	0	1	1	↵ SEND ITR2
500-503 <sub>8</sub>									0	0	0	0	1	0	0	1	Enable Z80A-CTC
504-777 <sub>8</sub>									1	0	0	0	1	0	0	1	IDLE

Fig. 2.1

Z80 can set an 8 bit status register accessible from RC350x by READ STATUS.

#### 2.2.4 DMA Logic

2.2.4

For details refer to logic diagram 5 (9).

The IOM501 interface uses two free DMA channels in the RC850 DMA controller (AM9517).

I/O channel 1 is connected to DMA channel 1.


I/O channel 2 is connected to DMA channel 3.

WRITE DATA/READ DATA from RC350x starts the DMA sequence; when the DMA is ready again, an interrupt is sent to RC350x.

To start transfer from Z80 memory to RC350x a special I/O write from Z80 is necessary to get the first byte from Z80 memory.

3. INSTALLATION

3.



CBL466 is used as connection between RC853 and an I/O channel on RC350x.

Internal CBL681 is used to connect IOM501 with the back panel of RC853.


CHAN1 on RC853 is connected to J2 on IOM501.

CHAN2 - RC853 - - - - J3 - IOM501.

SIGNAL	DESTINATION	DESCRIPTION
CLOCK OUT 1	p. 3	CLOCK OUT channel 1
CLOCK OUT 2	p. 7	CLOCK OUT channel 2
→ DATA 1	p. 1	Serial DATA from channel 1
→ DATA 2	p. 1	Serial DATA from channel 2
DATA OUT 1	p. 3	DATA OUT 1
DATA OUT 2	p. 7	DATA OUT 2

810415 KNIEP	Designed by
	Drawn by
	Dwg. Office Check

810105 KNEH 810331 JOM



IOM 501  
A 14030

DATA AND CLOCK RECEIVERS  
Circuit Diagram

SIGNAL

DESTINATION

DESCRIPTION

CLOCK IN

p. 2  
p. 3  
p. 4  
p. 7  
p. 8

Internal clock 4.9152 MHz

-7, CLOCK IN

p. 2  
p. 3  
p. 7

Same as above

Designed by	810415 KNEH
Drawn by	
Dwg. Office Check	

Unit  
IOM501


Dwg. No.  
A25894

p. 2 of 12

810105 KNEH 810331 JOM

A 14031

IOM 501



Circuit Diagram


MODULATOR LINE DRIVERS

SIGNAL	DESTINATION	DESCRIPTION
→, CLEAR DATA OUT 1	p. 1	→, CLEAR DATA OUT register
DATA OUT 81-151	p. 5 p. 6	Parallel output from the DATA OUT register
READ DATA 1	p. 4	READ DATA output from header decoder
→, READ DATA 1	p. 5	Same as above
READ STATUS	p. 4	READ STATUS output from header decoder. Load the DATA IN register with status information.
SHIFT CLOCK 1	p. 1	SHIFT CLOCK to the DATA OUT register
→, SITR 1	p. 2	→, Send InTeRrupt on channel 1
LOGIC 11	p. 1 p. 3 p. 4	
→, WRITE CONTROL 1	p. 6	Header decode output
→, WRITE DATA 1	p. 5	Header decode output

810415 KNEH	Designed by
	Drawn by
	Dwg. Office Check



810105 KNEH 810331 JOM



IOM 501  
A 14032


HEADER-REGISTER, HEADER DECODER,  
INTERRUPT CIRCUIT I/O CHANNEL 1  
Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
DATA IN 1	p. 2	Serial output from the DATA IN register to the modulator

Designed by 810415 KNEEH	
Drawn by	
Dwg. Office Check	

Unit IOM501		
Dwg. No. A25896		p. 4 of 12

810105 KNEH 810331 JOM




SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	p. 12	Z80 data bus. BUS 0 carries the LSB.
DATA IN 81-151	p. 4	Data read from the Z80 memory by DMA channel 1.
-, DRQ 1	J1	-, Dma ReQuest 1
-, END ITR 1	p. 11	Interrupt to Z80 if Termination on DMA channel 1
EOI 1	p. 4	End Of Information 1. Set -, END ITR 1. Clear'ed when starting a DMA transfer from Z80.
-, EOI 1	p. 4	Same as above
-, PRESET ITR 1	p. 3	Send ITR on RC3500 channel 1

Designed by  
810415 KNIEH

Drawn by

Dwg. Office Check

Unit ICM501		
Dwg. No. A25897		p. 5 of 12




810105 KNEH 810331 JOM

SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	p. 12	Z80 data bus. BUS 0 is the LSB.
STATUS 81-151	p. 4	Status register output set by Z80.
-, WCC ITR 1	p. 11	-, send WCC Interrupt to Z80.

810415 KNIEH	Designed by
	Drawn by
	Dwg. Office Check

Unit IOY501		
Dwg. No. A25898		p. 6 of 12



IOM 501

A 14035

READ STATUS REGISTER, WRITE CONTROL REGISTER  
I/O CHANNEL 1  
Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
→, CLEAR DATA OUT 2	p. 1	→, CLEAR DATA OUT register
DATA OUT 82-152	p. 9 p. 10	Parallel output from the DATA OUT register
READ DATA 2	p. 8	READ DATA output from header decoder
→, READ DATA 2	p. 9	Same as above
READ STATUS 2	p. 8	READ STATUS output from header decoder. Load the DATA IN register with status information.
SHIFT CLOCK 2	p. 1	SHIFT CLOCK to the DATA OUT register
→, SITR 2	p. 2	→, Send InTeRrupt on channel 2
LOGIC 12	p. 1 p. 7 p. 8	
→, WRITE CONTROL 2	p. 10	Header decode output
→, WRITE DATA 2	p. 9	Header decode output

810415 KNEH	Designed by
	Drawn by
	Dwg. Office Check


Unit  
IOM501

Dwg. No.  
A25899

p. 7 of 12



810105 KNEH 810331 JOM



IOM 501  
A 14036


HEADER-REGISTER, HEADER DECODER,  
INTERRUPT CIRCUIT I/O CHANNEL 2  
Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
DATA IN 2	p. 2	Serial output from the DATA IN register to the modulator

810415 KNEH	Designed by
	Drawn by
	Dwg. Office Check

Unit IOM501		
Dwg. No. A25900		p. 8 of 12






810105 KNEH 810331 JOM



SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	p. 12	Z80 data bus. BUS 0 carries the LSB.
DATA IN 82-152	p. 8	Data read from the Z80 memory by DMA channel 2.
→ DRQ 3	J1	→ Dma ReQuest 3
→ END ITR 1	p. 11	Interrupt to Z80 if Termination on DMA channel 1
EOI 1	p. 8	End Of Information 2. Set → END ITR 2. Clear'es when starting a DMA transfer from Z80.
→ EOI 1	p. 8	Same as above
→ PRESET ITR 1	p. 7	Send ITR on RC3500 channel 2

Designed by 810415 KNIEH	Drawn by	Dwg. Office Check
-----------------------------	----------	-------------------

Unit IOM501		
Dwg. No. A25901		p. 9 of 12




810105 KNEH 810331 JOM

SIGNAL	DESTINATION	DESCRIPTION
CHAIN 4	J1	Priority chain output
→ EN ITR VECTOR	p. 11	Chip Enable to Z80A-CIC
→ EN WCC 1	p. 6	→ ENable WCC register 1
→ EN WCC 2	p. 10	→ ENable WCC register 2
→ INT	J1	INTerrupt request to Z80
→ SET FIRST REQ 1	p. 5	→ SET FIRST REQuest 1
→ SET FIRST REQ 2	p. 9	→ SET FIRST REQuest 2
→ SEND ITR 1	p. 5	
→ SEND ITR 2	p. 9	
→ SET STATUS 1	p. 6	
→ SET STATUS 2	p. 10	
→ START WRITE 1	p. 5	
→ START WRITE 2	p. 9	

Designed by 810415 KNEH	Drawn by	Dwg. Office Check
----------------------------	----------	-------------------

Unit IOM501		
Dwg. No. A25903		p. 11 of 12







810105 KNEH 810331 JOM

SIGNAL	DESTINATION	DESCRIPTION
CHAIN 4	J1	Priority chain output
→ EN ITR VECTOR	p. 11	Chip Enable to Z80A-CTC
→ EN WCC 1	p. 6	→, ENable WCC register 1
→ EN WCC 2	p. 10	→, ENable WCC register 2
→ INT	J1	INTerrupt request to Z80
→ SET FIRST REQ 1	p. 5	→, SET FIRST REQuest 1
→ SET FIRST REQ 2	p. 9	→, SET FIRST REQuest 2
→ SEND ITR 1	p. 5	
→ SEND ITR 2	p. 9	
→ SET STATUS 1	p. 6	
→ SET STATUS 2	p. 10	
→ START WRITE 1	p. 5	
→ START WRITE 2	p. 9	


Designed by 810415 KNEH	Drawn by	Dwg. Office Check
----------------------------	----------	-------------------





C3, C8, C10, C11, C14, C16, C18, C21, C23, C24, C25, C26 are 47n/16V

C1, C2, C9, C12, C13, C22, C29, C30, C31 are 22u/15V










810105 KNEH 810331 JOM

SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	J1 p. 5 p. 6 p. 9 p. 10 p. 11	Z80 data bus

Designed by 810415 KNEH	Drawn by	Dwg. Office Check
----------------------------	----------	-------------------


Unit IOM501		
Dwg. No. A25904		p. 12 of 12



810105 KNEH 810331 JOM

810505 AMS

810105 KNEH



ICM 501  
A14053

PCB Assembly Drawing

810508 KNEH 810508 LLM

CONNECTOR : J1

PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME
A 1		- 12V	B 1			C 1		- 12V
A 2		0V	B 2			C 2		0V
A 3		- FD REQ	B 3			C 3		- RESET IN
A 4		- IORD	B 4			C 4		- EXT AEN
A 5		- LOWR	B 5			C 5		- EXT AD STB
A 6		- MEM RD	B 6			C 6		- DRQ 3
A 7		- MEM WR	B 7			C 7		- IC
A 8		BUS 1	B 8			C 8		BUS 0
A 9		BUS 3	B 9			C 9		BUS 2
A 10		BUS 5	B 10			C 10		BUS 4
A 11		BUS 7	B 11			C 11		BUS 6
A 12		- INT	B 12			C 12		- IORQ BUF
A 13		ADD 0	B 13			C 13		ADD 2
A 14		CHAIN 4	B 14			C 14		CHAIN 3
A 15		- MI BUF	B 15			C 15		ADD 1
A 16		ADD 4	B 16			C 16		- RD BUF
A 17		- WAIT	B 17			C 17		ADD 3
A 18		ADD 5	B 18			C 18		ADD 15
A 19		ADD 6	B 19			C 19		ADD 14
A 20		ADD 7	B 20			C 20		ADD 13
A 21		- DACK 1	B 21			C 21		ADD 12
A 22		- DACK 3	B 22			C 22		ADD 11
A 23		- DRQ 1	B 23			C 23		ADD 10
A 24		- WRBUF	B 24			C 24		ADD 9
A 25		- MREQ BUF	B 25			C 25		ADD 8
A 26		- RFSH BUF	B 26			C 26		- NMI
A 27		CLK	B 27			C 27		- RESET
A 28		- HOLD ACK	B 28			C 28		- HALT BUF
A 29		- HOLD	B 29			C 29		9.8304 MHZ
A 30		0V	B 30			C 30		0V
A 31		+ 5V	B 31			C 31		+ 5V
A 32		+ 12V	B 32			C 32		+ 12V

10M501

A14042

JACKLIST

J1

J2		
PIN	GEN. ADR.	SIGNAL NAME
1		DATA OUT A1
2		DATA OUT B1
3		CLOCK OUT A1
4		CLOCK OUT B1
5		CLOCK IN B1
6		CLOCK IN A1
7		DATA IN B1
8		DATA IN A1

ICM501

J2

A25891

Jacklist

J3		
PIN	GEN. ADR.	SIGNAL NAME
1		DATA OUT A2
2		DATA OUT B2
3		CLOCK OUT A2
4		CLOCK OUT B2
5		CLOCK IN B2
6		CLOCK IN A2
7		DATA IN B2
8		DATA IN A2

IOM501

J3









A25892

Jacklist

CONNECTOR 1: Cannon Plug DEC-9P

CONNECTOR 2: Cannon Plug DEC-9P

CABLE: 6 x 2 x 0.25 mm CY Coferro

Pin 1	WIRE	Pin 2
1	 Blue	1
2	 Red	2
3	 Pink	3
4	 Grey	4
5	Screen	5
6	 Green	6
7	 Yellow	7
8	 Brown	8
9	 White	9

Cable List, CBL466



P2	WIRE			CHAN1
1	_____	DATA OUT	A1	8
2	_____	DATA OUT	B1	9
3	_____	CLOCK OUT	A1	6
4	_____	CLOCK OUT	B1	7
5	_____	CLOCK IN	B1	2
6	_____	CLOCK IN	A1	1
7	_____	DATA IN	B1	4
8	_____	DATA IN	A1	3

P3	WIRE			CHAN1
1	_____	DATA OUT	A1	8
2	_____	DATA OUT	B1	9
3	_____	CLOCK OUT	A1	6
4	_____	CLOCK OUT	B1	7
5	_____	CLOCK IN	B1	2
6	_____	CLOCK IN	A1	1
7	_____	DATA IN	B1	4
8	_____	DATA IN	A1	3

Cable List, CBL681



**RETURN LETTER**

Title: Technical Description for IOM501      RCSL No.: 52-AA1044

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

---

---

---

---

Do you find errors in this manual? If so, specify by page.

---

---

---

---

How can this manual be improved?

---

---

---

---

Other comments?

---

---

---

---

---

Name: \_\_\_\_\_ Title: \_\_\_\_\_

Company: \_\_\_\_\_

Address: \_\_\_\_\_

Date: \_\_\_\_\_

Thank you

..... **Fold here** .....

..... **Do not tear - Fold here and staple** .....

Affix  
postage  
here

 **REGNECENTRALEN**  
af 1979

Information Department  
Lautrupbjerg 1  
DK-2750 Ballerup  
Denmark