
RCSL No: 44 - RT1918 (pp.64)

Edition: October 1979

Author: Jens Michaelsen/Aa. Jørgensen

Title:

SCC705

LOGICAL DIAGRAMS

Keywords:

CHS 701, Communications Controller

Abstract:

These papers contains diagrams and drawings for the communications controller, SCC705.

Copyright © 1979, A/S Regnecentralen af 1979
RC Computer A/S
Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.


CONTENTS

PAGE

Assembly drawing.....	1
Internal cable CBL 022.....	3
Receiver flow diagram.....	5
Logical diagrams.....	7

This page is intentionally left blank.

SCC 705
1001



CBL022

SCC 705
J1


HC

50673

This page is intentionally left blank.


Connector	Gen. addr.	Signal Name	Connector	Gen. addr.	Connector	Signal Name	Gen. addr.	Connector	Signal Name	Connector
1001			J1		J1			J1		J1
A 1			1		1			26	Transmitter clock signal	26
B 1			2		2			25	GND	25
A 2			3		3			24	Receiver clock signal	24
B 2			4		4			23	GND	23
A 3		Transmitted data	5		5			22		22
B 3		GND	6		6			21		21
A 4		Received data	7		7			20		20
B 4		GND	8		8			19		19
A 5		Request to send	9		9			18		18
B 5		GND	10		10			36		36
A 6		Ready for sending	11		11			37		37
B 6		GND	12		12			38	+ 5 volts	38
A 7		Dataset ready	13		13			39	GND = 0 volts	39
B 7		GND	14		14			40	+ 12 volts	40
A 8		Dataterjinal ready	15		15			41	GND	41
B 8		GND	16		16			42	- 12 volts	42
A 9		Received carrier	17		17			43	GND	43
B 9		GND	35		35			44	GND	44
A10			34		34			45		45
B10			33		33			46		46
A11		Data signaling rate (speed)	32		32			47		47
B11		GND	31		31			48		48
A12			30		30			49	Calling signal	49
B12			29		29			50	GND	50
A13			28		28			51	Chassis	51
B13			27		27			52	Chassis	52

This page is intentionally left blank.



RECEIVER FLOW DIAGRAM

This page is intentionally left blank.




AJJ 7.2.79

SCC 705
R 12 654


RECEIVER SERIAL REGISTER
CHARACTER LENGTH SELECTOR

This page is intentionally left blank.



ARJ 10.4.79





This page is intentionally left blank.



ARJ 10.4.79

This page is intentionally left blank.



52




AAJ 10.4.79

This page is intentionally left blank.



14 146-11 LOGIC 1



Primary BSC
Device Code
REC: 408
XMT: 418




Secondary BSC
Device Code
REC: 428
XMT: 438




RAJ 10.4.79

This page is intentionally left blank.




This page is intentionally left blank.




ARJ 10.4.79

This page is intentionally left blank.



AAJ 10.4.79


This page is intentionally left blank.



SCC 705
R 12 703

RECEIVER STATE DECODER

This page is intentionally left blank.



AAJ 10.4.79

scc 705
R12704

RECEIVER CONTROL

This page is intentionally left blank.

14 146-11 LOGIC 1

23 91-8 DATA 8
14 132-11 MSK 0

14 72-11 7/ORST

13 27-6 7/RECALL CLR

10 129-5 REC DONE

14 122-6 R

13 145-2 REC SEL

10 100-11 REC BUSY

14 132-8 DCHA

6 36-5 REC DCH SYNC

1003 B45 7/DCH PIN

17 96-6 7/XMT DCH REQ

7/INT DIS

7/REC INT REQ

7/SEL DONE

7/SEL BUSY

7/DCH MD 1003-A43

REC DCH SEL


REC DCH PR

REC DCH REQ

7/REC DCH REQ

7/DCH POUT 1003-A45






REC DCHP



AAJ 10-4-79


This page is intentionally left blank.

CARRIER OFF
XMT STATUS 11




RAJ 10.4.79

This page is intentionally left blank.




RAJ 10479

This page is intentionally left blank.




ARJ 10.4.79

This page is intentionally left blank.



ARRJ 10.4.79

This page is intentionally left blank.




ARJ 10.4.79

This page is intentionally left blank.

18 135-8 TXMT START

18 27-11 LOGIC 1


16 98-6 CLOCK SYNC



TXMT DCH SYNC

19 57-6 TXMT DONE


18 108-4 TXMT CLR



14 132-8 DCHA


17 116-5 XMT DCH SEL

14 146-11 LOGIC 1



TXMT DCHA


11 127-8 XMT DCHP



XMT DCH SEL


14 72-11 TXORST

14 146-11 LOGIC 1



TXMT DCH REQ

14 122-6 RQENB




DCHR 1003 A31

11 136-8 TXREC DCH REQ

12 19-12 TXDASET RDY

19 78-6 TXMT BUSY




XMT STATUS 12 DATASET NOT READY

12 19-11 TXCALLING

19 78-6 TXMT BUSY


7 61-15 MODE (0)



--- FACTORY STRAP

18 27-11 LOGIC 1

14 123-6 TXMT DCH O



SPEED SEL 1001 A11 1001 B11


REQ TO SEND 1001 A5 1001 B5

XMT DCH LATE XMT STATUS 14 TXMT DCH LATE

17 47-6 TXMT DCH SYNC

15 40-6 XMT PE


18 126-3 TXMT ALL CLR



XMT DCH LATE XMT STATUS 14 TXMT DCH LATE


RAJ 10.4.79

This page is intentionally left blank.







ARJ 10 4 79

This page is intentionally left blank.




This page is intentionally left blank.




ARR 10-4-79

This page is intentionally left blank.




ARJ 10.4.79

This page is intentionally left blank.




AAJ 10.4.79

This page is intentionally left blank.




ARR 10.4.79

This page is intentionally left blank.




RAJ 10-4-79

This page is intentionally left blank.



AAJ 10.4.79

This page is intentionally left blank.



ARJ 10.4.79

This page is intentionally left blank.

