

INDHOLD FORTEGNELSE

1	ECOM F Memory Controller ME - 101
2	ECOM F Memory System ME - 100 / ME - 111
3	ECOM F Logic Diagrams - CPU and I/O - ME - 111, ME - 100, ME - 101
4	Timing Diagrams
5	ECOM F, modification of ECOM F PROCESSOR Incl. PCB layout for
6	ECOM F, modification of ME - 100 ECOM F Memory Controller
7	ECOM F, modification of ECOM F PROCESSOR Incl. PCB layout for ME - 100 ECOM F Memory Controller

ECOM® F MEMORY CONTROLLER

MC-131

Standard Memories, Inc.
15130 West Ventura Boulevard
Sherman Oaks, California 91430

Phone: (213) 788-3010

standard memories

WARRANTY

All products manufactured by STANDARD MEMORIES, INC. are warranted to be free from defects in material and workmanship one year from date of delivery to the original purchaser.

STANDARD MEMORIES, INC.'s obligation under this warranty is limited to servicing or adjustment of any equipment returned to the factory for that purpose, and replacing any defective parts thereof. If the failure has been caused by misuse, operation in excess of specification guarantees, or modification by the customer, repairs will be billed at cost. In such cases, a cost estimate will be submitted before work is started.

This warranty is expressly in lieu of all other obligations or liabilities on the part of STANDARD MEMORIES, INC., and STANDARD MEMORIES, INC. neither assumes nor authorizes any other person to assume for them, any liability in connection with the sale of STANDARD MEMORIES, INC. products.

PROPRIETARY RIGHTS of STANDARD MEMORIES, INCORPORATED are involved in this subject matter and all manufacturing, reproduction, use and sales rights pertaining to such subject matter are expressly reserved. It is submitted in confidence for a specified purpose, and the recipient by accepting this material agrees that this material will not be used, copied or reproduced in whole or in part nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

TABLE OF CONTENTS

		<u>PAGE</u>
1.0	MEMORY CONTROLLER - MC-131	1-2
1.1	DESCRIPTION	1-2
1.2	SPECIFICATIONS	1-5
	1.2.1 Operating Modes	1-5
	1.2.2 Input/Output Interface	1-6
	1.2.3 Input/Output Timing	1-7
	1.2.4 Memory Interface	1-9
	1.2.5 Power Requirements	1-9
	1.2.6 Environment	1-9
	1.2.7 Mechanical	1-10
1.3	OUTLINE DIAGRAM	1-11
1.4	CONNECTOR PIN ASSIGNMENTS	1-12
2.0	THEORY OF OPERATION	2-1
2.1	Mode Control and Timing	2-1
2.2	Address and Memory Select	2-4
2.3	<u>Memory Busy</u>	2-7
2.4	Data In/Data Out	2-8
2.5	Inhibit Network	2-9
2.6	Data Save	2-10
3.0	INSTALLATION	3-1
3.1	Electrical Interface	3-1
3.2	Memory Expansion	3-3

SECTION I
ECOM[®] F MEMORY CONTROLLER

MC-131

1.1 DESCRIPTION

The Memory controller (MC-131) provides timing, control functions, address and data registers and the inhibit resistor networks for an 18 bit ECOM[®] F system of up to 131,072 words. Expanded systems are possible by the parallel operation of memory controllers.

The MC-131 provides four operating modes: Full Cycle Read-Restore and Clear-Write, Split Cycle Read-Pause-Write and Clear-Pause-Write. Each word has been separated into two groups of nine bits which may be operated upon independently (Byte Control). Thus, the MC-131 can make a 131K X 18 bit ECOM[®] F system appear to contain 262,144 nine bit words.


The input-output interface of the MC-131 is DTL/TTL compatible.

All I/O terms originating on the memory controller, with the exception of a Memory Busy signal (Memory Busy is generated by an emitter follower to provide a low impedance or logic 0 signal during a power off condition) are generated by open collector TTL gates to provide compatibility with bussed systems. Either one way or bidirectional

standard memories

bussing schemes may be used. Provision has been made for field installation of pull-up resistors, should it be desirable.

A power failure data protection circuit is provided on the memory controller. Upon a signal indicating that power is failing, the MC-131 will automatically conclude the cycle in progress, provide a "turn-off" signal to the memory module and then inhibit all commands to the memory module.



MC-131 FUNCTIONAL BLOCK DIAGRAM

standard memories

1.2 SPECIFICATIONS

1.2.1 Operating Modes

Full Cycle	Read-Restore Clear-Write
Split Cycle	Read-Pause-Write Clear-Pause-Write

With Byte Control the ECOM[®] F system can perform any combination of two of the above functions.

For example, it is possible to Read-Restore Byte₁ and Clear-Write Byte₂ or to Read-Pause-Write Byte₁ and Read-Restore Byte₂. In the latter case, both a full cycle and a split cycle function are requested.

The system will perform both functions with the timing of the split cycle function.

Memory Mode	R/\overline{C}_1	R/\overline{C}_2	R/\overline{M}_1	R/\overline{M}_2
Full Cycle				
Read/Restore (R/R)	T	T	T	T
Clear/Write (C/W)	F	F	T	T
R/R Byte ₁ , C/W Byte ₂	T	F	T	T
C/W Byte ₁ , R/R Byte ₂	F	T	T	T
Split Cycle				
Read-Pause-Write (RPW)	T	T	F	F
Clear-Pause-Write (CPW)	F	F	F	F
RPW Byte ₁ , CPW Byte ₂	T	F	F	F
CPW Byte ₁ , RPW Byte ₂	F	T	F	F

1.2.2 Input/Output Interface.


	<u>Function</u>	<u>Lines</u>	<u>Loads</u>	<u>Signal</u>
Input:	Address	18	2	Level
	Data In	18	2	Level
	<u>Cycle Initiate</u>	1	2	Pulse
	<u>Read/Clear 1</u>	1	2	Level
	<u>Read/Clear 2</u>	1	2	Level
	<u>Restore/Modify 1</u>	1	2	Level
	<u>Restore/Modify 2</u>	1	2	Level
	Cycle Continue	1	2	Pulse
	Data Save P/S	1	2	Level
	Data Enable	2	1	Level
	Direct Data Save	1	5	Level

Note: When the power supply goes out of specification, the Data Save P/S line must be held true.

	<u>Function</u>	<u>Lines</u>	<u>Loads</u>	<u>Signal</u>
Output:	Data Out	18	10	Level
	Data Available	1	10	Pulse
	<u>Memory Busy</u>	1	10	Level
	Data Save Sync	1	10	Level
	Data Save Active	1	10	Level

1.2.3 Input/Output Timing

Full Cycle (R/R or C/W) Timing



(No data is present Available Until Next CI during a C/W cycle)


Data In is ignored during a R/R cycle.

Note: = Required Stable Interval

standard memory

Split Cycle (Read-Pause-Write)

(Nanoseconds)



Cycle Initiate

Read/Clear 1

Read/Clear 2

Restore/Modify 1

Restore/Modify 2

Data Out


Cycle Continue

Data In


Memory Busy

Data Available

Address



Available Until CC



Note: Insert Split Cycle Pause Here

= Required Stable Interval

* See full cycle diagram for CI specifications. If CC is false at dot the split cycle will start there.

Standard Memory

1. 2. 4 Memory Interface.

	<u>Function</u>	<u>Lines</u>	<u>Signal</u>
Input:	<u>Data Ready</u>	1	Pulse
	Memory Data	18	Pulse
Output:	Address	12	Level
	<u>Selects</u>	8	Level
	Control Data	18	Level
	Read	1	Pulse
	<u>Write</u>	1	Pulse
	Data Save	1	Level

All input and output lines are capable of operating with up to 16 memory modules.

1. 2. 5 Power Requirements.

Logic: +5V \pm 5% 1.5 amperes

Inhibit Network: +15V \pm 2%

Note: Current required by the inhibit network is a function of the data pattern and the cycle time. Calculations of average and peak current requirements are presented in the memory module specifications.

1. 2. 6 Environment.

Temperature: Operating 0° C to 50° C in free air when mounted vertically.

Operating 0° C to 50° C with 20 CFM air flow uniformly distributed over the inhibit resistors when mounted horizontally.

Storage, -40° C to +100° C

Humidity: To 95% relative, without condensation

standard memories

1.2.7 Mechanical.



Board Size: 16.375" X 11.5"
(Outline Diagram Page 1-11)

Mounting Centers: 0.75"

Connectors 86 pin card edge type with
0.025" sq. wire-wrap post on
0.100 centers.

I/O Connectors 86 pin card edge type with solder
tabs on 0.100 centers.

standard memories



COMPONENT SIDE

DRAWN	STANDARD MEMORIES, INC.
CHECKED	SANTA ANA, CALIF.
APPROVED (A)	OUTLINE
SIZE CODE ID	MC-171
NUMBER	D 29737
REV	S-K-012172
SCALE 1/1	SHEET 1 OF 1

CONNECTOR PIN ASSIGNMENTS

J3 Connector Type: Sylvania 7900-0261-4

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
1	Thru 1	2	Address Bit 11
3	Thru 2	4	Address Bit 10
5	Address Bit 9 Return	6	Address Bit 9
7	Address Bit 8 Return	8	Address Bit 8
9	Address Bit 7 Return	10	Address Bit 7
11	Address Bit 6 Return	12	Address Bit 6
13	Address Bit 5 Return	14	Address Bit 5
15	Address Bit 4 Return	16	Address Bit 4
17	Address Bit 3 Return	18	Address Bit 3
19	Address Bit 2 Return	20	Address Bit 2
21	Address Bit 1 Return	22	Address Bit 1
23	Address Bit 0 Return	24	Address Bit 0
25	Select B 4 Return	26	Select B 4
27	Select B 3 Return	28	Select B 3
29	Select B 2 Return	30	Select B 2
31	Select B 1 Return	32	Select B 1
33	Select A 4 Return	34	Select A 4
35	Select A 3 Return	36	Select A 3
37	Select A 2 Return	38	Select A 2
39	Select A 1 Return	40	Select A 1
41	Write Return	42	Write
43	Read Return	44	Read

DRAWN <i>R. SLANE</i>	2-4-72
CHECKED <i>A. E.</i>	2-4-72
APPROVED <i>(Signature)</i>	2-29-72

SPECIFICATION CONTROL
MC-131 CONNECTOR PIN ASSIGNMENTS

STANDARD MEMORIES	SIZE	CODE IDENT	NUMBER	REV
	A	29737	SC1622	A

Connector Pin Assignments - Continued

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
45	Data Ready Return	46	Data Ready
47	A17	48	$\overline{\text{CD}}$ Bit 1
49	Spare	50	$\overline{\text{MD}}$ Bit 1
51	$\overline{\text{CD}}$ Bit 2 Return	52	$\overline{\text{CD}}$ Bit 2
53	$\overline{\text{MD}}$ Bit 2 Return	54	$\overline{\text{MD}}$ Bit 2
55	$\overline{\text{CD}}$ Bit 3 Return	56	$\overline{\text{CD}}$ Bit 3
57	$\overline{\text{MD}}$ Bit 3 Return	58	$\overline{\text{MD}}$ Bit 3
59	$\overline{\text{CD}}$ Bit 4 Return	60	$\overline{\text{CD}}$ Bit 4
61	$\overline{\text{MD}}$ Bit 4 Return	62	$\overline{\text{MD}}$ Bit 4
63	$\overline{\text{CD}}$ Bit 5 Return	64	$\overline{\text{CD}}$ Bit 5
65	$\overline{\text{MD}}$ Bit 5 Return	66	$\overline{\text{MD}}$ Bit 5
67	$\overline{\text{CD}}$ Bit 6 Return	68	$\overline{\text{CD}}$ Bit 6
69	$\overline{\text{MD}}$ Bit 6 Return	70	$\overline{\text{MD}}$ Bit 6
71	$\overline{\text{CD}}$ Bit 7 Return	72	$\overline{\text{CD}}$ Bit 7
73	$\overline{\text{MD}}$ Bit 7 Return	74	$\overline{\text{MD}}$ Bit 7
75	$\overline{\text{CD}}$ Bit 8 Return	76	$\overline{\text{CD}}$ Bit 8
77	$\overline{\text{MD}}$ Bit 8 Return	78	$\overline{\text{MD}}$ Bit 8
79	$\overline{\text{CD}}$ Bit 9 Return	80	$\overline{\text{CD}}$ Bit 9
81	$\overline{\text{MD}}$ Bit 9 Return	82	$\overline{\text{MD}}$ Bit 9
83	$\overline{\text{CD}}$ Bit 10 Return	84	$\overline{\text{CD}}$ Bit 10
85	$\overline{\text{MD}}$ Bit 10 Return	86	$\overline{\text{MD}}$ Bit 10

**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE

A

CODE IDENT

29737

NUMBER

SC1622

REV

A

SCALE

Form F-030367

SHEET

2

CONNECTOR PIN ASSIGNMENTS

J4 Connector Type: Sylvania 7900-0261-4

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
1	CD Bit 11 Return	2	CD Bit 11
3	MD Bit 11 Return	4	MD Bit 11
5	CD Bit 12 Return	6	CD Bit 12
7	MD Bit 12 Return	8	MD Bit 12
9	CD Bit 13 Return	10	CD Bit 13
11	MD Bit 13 Return	12	MD Bit 13
13	CD Bit 14 Return	14	CD Bit 13
15	MD Bit 14 Return	16	MD Bit 14
17	CD Bit 15 Return	18	CD Bit 15
19	MD Bit 15 Return	20	MD Bit 15
21	CD Bit 16 Return	22	CD Bit 16
23	MD Bit 16 Return	24	MD Bit 16
25	CD Bit 17 Return	26	CD Bit 17
27	MD Bit 17 Return	28	MD Bit 17
29	CD Bit 18 Return	30	CD Bit 18
31	MD Bit 18 Return	32	MD Bit 18
33	Data Save Return	34	Data Save
35	Data Save P/S Return	36	Data Save P/S
37	Address Bit 12 Return	38	Address Bit 12
39	Inhibit Bit 1 Return	40	Inhibit Bit 1
41	Inhibit Bit 2 Return	42	Inhibit Bit 2
43	Inhibit Bit 3 Return	44	Inhibit Bit 3
45	Inhibit Bit 4 Return	46	Inhibit Bit 4
47	Inhibit Bit 5 Return	48	Inhibit Bit 5
49	Inhibit Bit 6 Return	50	Inhibit Bit 6
51	Inhibit Bit 7 Return	52	Inhibit Bit 7
53	Inhibit Bit 8 Return	54	Inhibit Bit 8

**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE

A

CODE IDENT

29737

NUMBER

SC1622

REV

A

SCALE

Form F-030367

SHEET 3

Connector Pin Assignments - Continued

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
55	Inhibit Bit 9 Return	56	Inhibit Bit 9
57	Inhibit Bit 10 Return	58	Inhibit Bit 10
59	Inhibit Bit 11 Return	60	Inhibit Bit 11
61	Inhibit Bit 12 Return	62	Inhibit Bit 12
63	Inhibit Bit 13 Return	64	Inhibit Bit 13
65	Inhibit Bit 14 Return	66	Inhibit Bit 14
67	Inhibit Bit 15 Return	68	Inhibit Bit 15
69	Inhibit Bit 16 Return	70	Inhibit Bit 16
71	Inhibit Bit 17 Return	72	Inhibit Bit 17
73	Inhibit Bit 18 Return	74	Inhibit Bit 18
75	Select-C Return	76	Select C
77	+15V	78	+15V
79	P/S GND	80	P/S GND
81	+5V	82	+5V
83	Not Used	84	Not Used
85	Not Used	86	Not Used

**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE

A

CODE IDENT

29737

NUMBER

SC1622

REV

A

SCALE

Form F-030367

SHEET 4

CONNECTOR PIN ASSIGNMENTS

J5 Connector Type: Viking 2VH43/1JN5

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
B 1		A 1	
B 2	Address Bit 16+	A 2	Address Bit 16 Return
B 3	Address Bit 15+	A 3	Address Bit 15 Return
B 4	Address Bit 14+	A 4	Address Bit 14 Return
B 5	Address Bit 13+	A 5	Address Bit 13 Return
B 6	Address Bit 11+	A 6	Address Bit 11 Return
B 7	Address Bit 10+	A 7	Address Bit 10 Return
B 8	Address Bit 9+	A 8	Address Bit 9 Return
B 9	Address Bit 8+	A 9	Address Bit 8 Return
B10	Address Bit 7+	A10	Address Bit 7 Return
B11	Address Bit 6+	A11	Address Bit 6 Return
B12	Address Bit 5+	A12	Address Bit 5 Return
B13	Address Bit 4+	A13	Address Bit 4 Return
B14	Address Bit 3+	A14	Address Bit 3 Return
B15	Address Bit 2+	A15	Address Bit 2 Return
B16	Address Bit 1+	A16	Address Bit 1 Return
B17	Address Bit 0+	A17	Address Bit 0 Return
B18	<u>Memory Busy</u>	A18	<u>Memory Busy Return</u>
B19	Data Available+	A19	Data Available Return
B20	<u>CC</u> +	A20	<u>CC Return</u>
B21	<u>CI</u> +	A21	<u>CI Return</u>
B22	Data Enable 2+	A22	Data Enable Return 2
B23	Data Enable 1+	A23	Data Enable Return 1
B24	Address Bit 12+	A24	Address Bit 12 Return
B25	Memory Select+	A25	Memory Select Return
B26	Address C+	A26	Address C Return

**STANDARD
MEMORIES**

SIZE

A

CODE IDENT

29737

NUMBER

SC1622

REV

A

SANTA ANA CALIF

SCALE

Form F-030367

SHEET 5

Connector Pin Assignments - Continued

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
B27	Thru 1	A27	Thru 1 Return
B28	Thru 2	A28	Thru 2 Return
B29		A29	
B30	$\overline{\text{CR}}$ (Cycle Restore)+	A30	$\overline{\text{CR}}$ Return
B31	Add. Enable+	A31	Add. Enable Return
B32		A32	
B33		A33	
B34		A34	
B35		A35	
B36		A36	
B37	Kickout 1 (Ver. -003 only)	A37	
B38	Kickout 2 (Ver. -003 only)	A38	
B39	Data Save Sync. (DSS)	A39	DSS Return
B40	$\overline{\text{Data Save Active}}$	A40	$\overline{\text{DSA}}$ Return
B41	Direct Data Save+	A41	DDS Return
B42		A42	
B43	+5V	A43	+5V

**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE

A

CODE IDENT

29737

NUMBER

SC1622

REV

A

SCALE

Form F-030367

SHEET 6

CONNECTOR PIN ASSIGNMENTS

J6 Connector Type: Viking 2VH43/1JN5

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
B 1	Data Save P/S *	A 1	Data Save P/S* Return
B 2	Data Save P/S	A 2	Data Save P/S Return
B 3		A 3	
B 4	Read/ $\overline{\text{Clear}}_2$ +	A 4	Read/ $\overline{\text{Clear}}_2$ Return
B 5	Read/ $\overline{\text{Clear}}_1$ +	A 5	Read/ $\overline{\text{Clear}}_1$ Return
B 6	Restore/ $\overline{\text{Modify}}_1$ +	A 6	Restore/ $\overline{\text{Modify}}_1$ Return
B 7	Restore/ $\overline{\text{Modify}}_2$ +	A 7	Restore/ $\overline{\text{Modify}}_2$ Return
B 8	DI Bit 1 +	A 8	DI Bit 1 Return
B 9	DI Bit 2 +	A 9	DI Bit 2 Return
B10	DI Bit 3 +	A10	DI Bit 3 Return
B11	DI Bit 4 +	A11	DI Bit 4 Return
B12	DI Bit 5 +	A12	DI Bit 5 Return
B13	DI Bit 6 +	A13	DI Bit 6 Return
B14	DI Bit 7 +	A14	DI Bit 7 Return
B15	DI Bit 8 +	A15	DI Bit 8 Return
B16	DI Bit 9 +	A16	DI Bit 9 Return
B17	DI Bit 10 +	A17	DI Bit 10 Return
B18	DI Bit 11 +	A18	DI Bit 11 Return
B19	DI Bit 12 +	A19	DI Bit 12 Return
B20	DI Bit 13 +	A20	DI Bit 13 Return
B21	DI Bit 14 +	A21	DI Bit 14 Return
B22	DI Bit 15 +	A22	DI Bit 15 Return
B23	DI Bit 16 +	A23	DI Bit 16 Return
B24	DI Bit 17 +	A24	DI Bit 17 Return
B25	DI Bit 18 +	A25	DI Bit 18 Return
B26	DO Bit 1 #	A26	DO Bit 1 Return

**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE
A

CODE IDENT
29737

NUMBER

SC1622

REV
A

SCALE

Form F-030367

SHEET


7

Connector Pin Assignments - Continued

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
B27	DO Bit 2 #	A27	DO Bit 2 Return
B28	DO Bit 3 #	A28	DO Bit 3 Return
B29	DO Bit 4 #	A29	DO Bit 4 Return
B30	DO Bit 5 #	A30	DO Bit 5 Return
B31	DO Bit 6 #	A31	DO Bit 6 Return
B32	DO Bit 7 #	A32	DO Bit 7 Return
B33	DO Bit 8 #	A33	DO Bit 8 Return
B34	DO Bit 9 #	A34	DO Bit 9 Return
B35	DO Bit 10 #	A35	DO Bit 10 Return
B36	DO Bit 11 #	A36	DO Bit 11 Return
B37	DO Bit 12 #	A37	DO Bit 12 Return
B38	DO Bit 13 #	A38	DO Bit 13 Return
B39	DO Bit 14 #	A39	DO Bit 14 Return
B40	DO Bit 15 #	A40	DO Bit 15 Return
B41	DO Bit 16 #	A41	DO Bit 16 Return
B42	DO Bit 17 #	A42	DO Bit 17 Return
B43	DO Bit 18 #	A43	DO Bit 18 Return

= Indicates space for pullup resistor only.
 + = Indicates space for termination on board.

STANDARD MEMORIES SANTA ANA, CALIF.	SIZE A	CODE IDENT 29737	NUMBER SC1622	REV A
	SCALE	Form F-030367		SHEET 8



DRAWN R. SLANE (11-7-71)
 CHECKED A. LAM (12-2-71)
 APPROVED J. A. (12-2-71)


STANDARD MEMORIES, INC.
 SANTA ANA, CALIF.
SCHEMATIC
MC-131

SIZE CODE ID NUMBER
 D 129737
 SCALE

REV D
 SHEET 1 OF 3

- 1. PINS OUT OF SEQUENCE SEE SHEET 2 IC22 PINS 2, 12
- 2. RESISTORS INSTALLED ON-002 ONLY
- 3. ALL SIGNAL PINS HAVE RETURN GND.
- 4. CAPACITORS 100 PF 500V 5%
 2 TYPICALS: SC 1245
 1 RESISTION VALUES IN OHMS 1% 1/4 W

NUMBER WIRE FOR
 -003 ONLY NOTE (ON L.S.) OTHERWISE SPECIFIED



STANDARD
MEMORIES
SANDA MAN. 721F


SIZE CODE TO NUMBER
C 29737

SCALE

100795

REV
D

SHEET 20/3



STANDARD SIZE CODE ID NUMBER
 MEMORIES C 28737 100795
 SHEET 3 OF 3

PREPARED	Al Egan	DATE	10/22/71	STANDARD MEMORIES, INC. SANTA ANA, CALIF. CODE IDENT 28737	PL 100819	REV E
CHECKED	R.A.S	DATE	11-22-71		PARTS LIST	REV DATE
PROJ ENGR	E. Worley	DATE	11-22-71		ASSEMBLY TITLE	REV AUTH
APPROVED	RJA	DATE	11/2/71		MC-131	BREET
					1 OF 3	

ITEM	-001		-002		-003		-		-		-		-		REFERENCE DESIGNATION	DESCRIPTION	SMT PART NO OR SPEC NO	
	REV E DATE	QTY	REV E DATE	QTY	REV D DATE	QTY	REV DATE	QTY	REV DATE	QTY	REV DATE	QTY	REV DATE	QTY				
	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT				
1	1													H1	Printed Circuit Bd.	100818		
5	1													H2	Ejector Mount	100811-001		
10	8													IC4, 33, 34	TTL Quad 2-in. NAND	SC1038	SN7400N	
12	2													IC5, 43	TTL Dual 4-in NAND Buffer	SC1039-001	SN7440N	
14	1													IC2	TTL Dual 4-in HiSp NAND Buf	SC1039-002	SN7440	
16	4													IC14, 16, 29, 40	TTL Hex Inverter	SC1201	SN7404N	
18	14													IC5, 18-28, 32, 46	TTL Hi Speed Dual-D	SC1202	SN74H74N	
20	8													IC47, 51, 52	TTL QUAD Latch	SC1203	SN7475N	
22	7													IC30, -35-39 42	TTL Quad 2-in NOR	SC1204	SN7402N	
24	6													IC7, 15, 41 43-50	TTL Triple 3-in AND	SC1047	SN74H11N	
26	4													IC8-12, 45	TTL Quad 2-in NAND Buffer O.C.O.	SC1477	SN7438	
28	1													IC31	2-2-2-3 and/or Invert	SC1505	SN74H53N	
30	1													IC44	TTL Quad 2-in. Hi-Speed AND	SC1043-002	SN74H08N	
32	2													IC3, 17	TTL Quad 2-In NAND Buffer	SC1478	SN7437N	
35	4													Q23-26	NPN 2N930	SC1458	2N930	
37	32													Q1-22, 27-36	NPN 2N2369	SC1245	2N2369	
42	2													CR1, 2	Silicon Switching Diode	SC1016	FDH600	
47	1													R66	10 Ω 1/4W 5%	SC1249-001		
49	1													R67	22 Ω 1/4W 5%	SC1249-002		
51	1													R57	33 Ω 1/4W 5%	SC1249-003		
52														R67	68 Ω 1/4W 5%	SC1249-005		
53	3													R63, 64, 96	100 Ω 1/4W 5%	SC1249-007		
55	1													R69	150 Ω 1/4W 5%	SC1249-008		

PROPRIETARY RIGHTS OF STANDARD MEMORIES INCORPORATED ARE PRESERVED IN THIS SUBJECT MATTER AND ALL REPRODUCTION, REPRODUCTION, USE AND SALES WITHOUT PERMISSION TO SUCH SUBJECT MATTER ARE EXPRESSLY PROHIBITED. IT IS SUBMITTED IN CONFIDENCE FOR A SPECIFIC PURPOSE, AND THE RECIPIENT BY ACCEPTING THIS MATERIAL AGREES THAT THIS MATERIAL WILL NOT BE USED, COPIED OR REPRODUCED IN WHOLE OR IN PART FOR ITS CONTENTS REVEALED IN ANY MANNER OR TO ANY PERSON EXCEPT TO MEET THE PURPOSE FOR WHICH IT WAS DELIVERED.

PREPARED	Al Egan	DATE	10/22/71	STANDARD MEMORIES, INC. SANTA ANA, CALIF. CODE IDENT 29737	PL 100819	REV E
CHECKED	R. A. S.	DATE	11/22/71		PARTS LIST	REV DATE
PRD ENGR					ASSEMBLY TITLE	REV AUTH
APPROVED					MC-131	SHEET
						2 OF 3

ITEM	- 001		- 002		- 003		-		-		-		-		REFERENCE DESIGNATION	DESCRIPTION	SMT PART NO OR SPEC NO
	REV E		REV E		REV D		REV		REV		REV		REV				
	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE			
	QTY	QTY	QTY	QTY	QTY	QTY	QTY	QTY	QTY	QTY	QTY	QTY	QTY				
	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT			
58	1														R97	220 Ω 1/4W 5%	SC1249-009
60	8														R46, 58, 76, 81, 82, 93, 94, 95	270 Ω 1/4W 5%	SC1249-023
63	25														R1-4, 10-14, 20-24, 31-34, 43, 55, 73, 80, 83, 84, 85	330 Ω 1/4W 5%	SC1249-010
67															R1-4, 6-24, 26-29, 43, 55, 79, 80, 84, 85, 85	330 Ω 1/4 5%	SC1249-010
69															R70	470 Ω 1/4 5%	SC1249-011
70	24														R5, 25, 36-42, 44, 45, 49-52, 54, 55, 61, 65, 66, 68-82, 86, 100	1K 1/4W 5%	SC1249-013
73	3														R47, 59, 74	2.2K 1/4W 5%	SC1249-015
75	1														R69	3.3K 1/4W 5%	SC1249-016
77	1														R72	4.7K 1/4W 5%	SC1249-017
79	1														R71	6.8K 1/4W 5%	SC1249-018
81	2														R77, 78	10K 1/4W 5%	SC1249-019
83	1														R70	22K 1/4W 5%	SC1249-020
85	1														R68	47K 1/4W 5%	SC1249-021
87	2														R73, 75	100K 1/4W 5%	SC1249-022
89	1														R53	25.5 Ω 1W 2%	SC1253-001
91	18														R97	13.7 Ω 7W 1%	SC1260-001
95	1														C2	33pf 500V 5%	SC1272-003
97	2														C1, 12	47pf 500V 5%	SC1272-004
99	9														C3-11	100pf 500V 5%	SC1272-006
101	1														C13	680pf 1KV 10%	SC1273-002
103	13														C18	.01 μ f +80 -20% 25V	SC1274-001
105	18														C19	.0047 μ f \pm 10% 100V	SC1275-005
107	13														C17	1 μ f \pm 20% 35V	SC1277-001
109	26														C16, 20	5.6 μ f \pm 20% 35V	SC1277-002
111	2														C14, 15	47 μ f \pm 20% 6V	SC1282-001

PROPRIETARY RIGHTS OF STANDARD MEMORIES INCORPORATED ARE INVOLVED IN THIS SUBJECT MATTER AND ALL MANUFACTURING, REPRODUCTION, USE AND SALES RIGHTS PERTAINING TO SUCH SUBJECT MATTER ARE EXPRESSLY RESERVED. IT IS SUBMITTED IN CONFIDENCE FOR A SPECIFIED PURPOSE, AND THE RECIPIENT BY ACCEPTING THIS MATERIAL AGREES THAT THIS MATERIAL WILL NOT BE USED, COPIED OR REPRODUCED IN WHOLE OR IN PART NOR ITS CONTENTS REVEALED IN ANY MANNER OR TO ANY PERSON EXCEPT TO MEET THE PURPOSE FOR WHICH IT WAS DELIVERED.

PREPARED	Al Egan	DATE	10/22/71
CHECKED	R.A.S	DATE	11-22-71
PROJ ENGR			
APPROVED			

STANDARD MEMORIES, INC.
SANTA ANA, CALIF.
CODE IDENT 29737

P/ 100819	REV E
PARTS LIST	REV DATE
ASSEMBLY TITLE	REV AUTH
MC-131	SHEET
	3 OF 3

ITEM	-001		-002		-003		-		-		-		-		REFERENCE DESIGNATION	DESCRIPTION	SMT PART NO OR SPEC NO
	REV E	REV E	REV D	REV D	REV D	REV D	REV D	REV D	REV D	REV D	REV D	REV D	REV D	REV D			
	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE	DATE			
	QTY		QTY		QTY		QTY		QTY		QTY		QTY				
	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT	EACH	EXT			
113	1														D11	Delay Line	SC1473-001
118	2														H3	Electro	SC1385-001
123	36														H4	Spacer Phenolic	SC1084-001
125	4														H5	Spacer No. 4 1/4	SC1382-001
130	4														H6	Lock Screw (Pan Phil) No. 4-49 1/2	SC1405-006
132	4														H11	Washer, Flat No. 4	SC1369-002
135	4														H7	Nut, Hex 4-40	SC1373-001
140	36														H8	Transipad	SC1394-001
145															H9	Wire Tinned 26Ga.	SC1323-004
147															H10	Insulation Teflon #26	SC1324-004

Total Items -001 = 52
-002 = 52
-003 = 54

PROPRIETARY RIGHTS OF STANDARD MEMORIES INCORPORATED ARE INVOLVED IN THIS SUBJECT MATTER AND ALL MANUFACTURING, REPRODUCTION AND SALES RIGHTS PERTAINING TO SUCH SUBJECT MATTER ARE EXPRESSLY RESERVED. IT IS SUBMITTED IN CONFIDENCE FOR A SPECIFIC PURPOSE AND THE RECIPIENT BY ACCEPTING THIS MATERIAL AGREES THAT THIS MATERIAL WILL NOT BE USED, COPIED OR REPRODUCED IN WHOLE OR IN PART FOR ITS CONTENTS REVEALED IN ANY MANNER OR TO ANY PERSON EXCEPT TO MEET THE PURPOSE FOR WHICH IT WAS DELIVERED.

SECTION II

THEORY OF OPERATION

2.1 MODE CONTROL AND TIMING

A memory cycle in any mode is initiated by a Cycle Initiate (\overline{CI}) pulse. The mode control terms Read/Clear and Restore/Modify determine full or split cycle timing and the function to be performed. The four combinations of these terms and their definitions are:

<u>Mode</u>		<u>Function</u>	
<u>Read</u>	Restore	Full Cycle	Read-Restore
<u>Clear</u>	<u>Restore</u>	Full Cycle	Clear-Write
<u>Read</u>	<u>Modify</u>	Split Cycle	Read-Modify-Write
<u>Clear</u>	<u>Modify</u>	Split Cycle	Clear-Write

One complete memory cycle in any of these four combinations requires that a Read and then a Write command be presented to the memory.

During the Read command, information will be taken from the memory and the cores will be "cleared". During the Write command, this information will either be restored or new information will be written into the cores.

By the use of Byte control, any pair of the above four combinations may be requested. When the mode control requests that one byte of memory perform a full cycle operation and the other a split cycle

operation, the memory controller will perform both requested operations with split cycle timing. For example, it is possible to Read-Pause-Write Byte ₂. Data will be restored in Byte ₁ and Data In will be written into Byte ₂ at the conclusion of the pause.

Memory Mode	Read/Clear		Restore/Modify	
	R/C ₁	R/C ₂	R/M ₁	R/M ₂
Full Cycle:				
Read-Restore (R/R)	T	T	T	T
Clear-Write (C/W)	F	F	T	T
R/R Byte ₁ C/W Byte ₂	T	F	T	T
C/W Byte ₁ R/R Byte ₂	F	T	T	T
Split Cycle:				
Read-Modify-Write(RMW)	T	T	F	F
Clear-Pause-Write	F	F	F	F
RMW Byte ₁ C/W Byte ₂	T	F	F	F
C/W Byte ₁ RMW Byte ₂	F	T	F	F
--- etc. ---				

In the following descriptions of the MC-131 operation, positive logic notation is used. That is, a logic zero is ground or a low impedance, and a logic one is plus voltage or a high impedance. The MC-131 uses TTL logic, primarily the 7400 series.

The various manufacturers of this logic define a logic one as between +2.0 and +5.0 volts and a logic zero as between ground and +0.8 volts.

All internal timing in the MC-131 is obtained from a delay line. This

technique provides reliable and consistent timing with temperature and time. There are no significant differences in delays among paths propagating related signals, such as will be found between common asynchronous single shot multivibrators.

Two pulses are sent down the delay line to provide timing for the above functions. The first pulse is for the Read command, the second is for the Write command. Flip flop IC32 (pin 9) determines the width of the delay line pulse and the duration of the Read and Write commands. IC32 pins 5 and 6 provide control ; pin 5 is a logic one for a Write pulse, pin 6 is a logic one for a Read pulse.

In both the full cycle and split cycle modes \overline{CI} clocks flip flop IC32 which starts the first pulse down the delay line. The flip flop will also initiate the Read command. When the leading edge of the pulse arrives at tap 6 of the delay line, it will reset the flip flop which in turn (a) terminates the Read command, (b) establishes the end of the pulse and (c) toggles IC32 pins 5 and 6.

In the full cycle modes, when the trailing edge of the pulse reaches delay line tap 3, it will set flip flop IC32 (pin 9) for the second time, thereby generating both the second delay line pulse and the Write command. When the leading edge of the second pulse arrives at

tap 6, it will again reset the flip flop terminating the Write command, establishing the end of the second pulse and toggling IC32 pins 5 and 6 back to their original state. As IC32 pin 6 had been returned to its original state, the trailing edge of the second pulse will not set the flip flop when it appears at tap 6. This pulse will continue down the delay line providing the signals to conclude the cycle.

In the split cycle modes, the first pulse will not reset flip flop IC32 when it arrives at tap 3 as IC2 pin 8 has been forced to a logic one state. The pulse will continue down the delay line without consequence. A Cycle Continue (CC) command is required to complete the memory cycle. This command will set flip flop IC32 and thereby, start the Write command and the second delay line pulse. The logic will be reset, as above, when the trailing edge of the second pulse reaches tap 3.

2.2 ADDRESS AND MEMORY SELECT

The thirteen low order address bits A_0 through A_{12} are buffered by IC47 and 52, a Quad Latch Type flip flop used as a register. The output terms of the register go directly to the memory where they are decoded to select one of the up to 8192 words.

The clock terms to the register are normally a logic one allowing the output nodes, after one propagation delay, to follow the signal on the input nodes. When a \overline{CI} command is received, the clock terms will go to a logic zero setting the register; therefore, it is required that the address terms be stable 25ns prior to, and remain stable 100ns after, the leading edge of \overline{CI} (see section 1.2.3 for I/O Timing Diagrams). The clock terms will remain a logic zero until the memory cycle is completed. In addition, the $\overline{\text{Address Enable}}$ term can be used to externally set the register between cycles

The four high order address bits A_{13} through A_{16} are operated upon as above with the exception that two 1 of 4 decoding networks are between the output of the register and the memory. In a normal ECOM[®] F memory system, one term of each decoding network is connected to each memory module allowing the selection of one of a possible sixteen modules. The decoder truth tables are:

		Select						Select			
A_{15}	A_{13}	B_4	B_3	B_2	B_1	A_{14}	A_{12}	A_4	A_3	A_2	A_1
0	0	0	0	0	1	0	0	0	0	0	1
0	1	0	0	1	0	0	1	0	0	1	0
1	0	0	1	0	0	1	0	0	1	0	0
1	1	1	0	0	0	1	1	1	0	0	0

The input nodes of address terms A_{13} through A_{16} are connected to ground through a 270 Ω resistor to ensure a logical zero to the decoder when the address term is not connected on the I/O.

————— **standard memories** —————

Two other address terms are present on the MC-131. "Memory Select" can be used as an extended address which will disable the MC-131 by blocking incoming \overline{CI} and force all data out terms to a high level. As received from the factor "Memory Select" is forced low via a 270 Ω so it will have no effect unless a signal is sent to J5B25. Also available is 'C', J5B26, which if forced high, will cause all A selects and B selects to go low, thereby selecting no memory but will cause 'Select C', J476, to go high. During a cycle with 'C' at a logical one all lower order address' and control and data functions are available. 'C' is forced low via a 270 Ω for standard operation.

standard memories

2.3 MEMORY BUSY

When this term, driven by an emitter follower, is at a logic zero, the memory is either performing a cycle or is in a power shutdown condition.

When a \overline{CI} command is given, it will clock flip flop IC-32 and turn off the emitter follower, and forcing Memory Busy to a logic zero. The transition from a logic one to a logic zero of the second pulse on the delay line will set the flip flop IC-19 and thereby, returning Memory Busy to the logic one state.

At the start of an AC power down condition, transistor Q33 will turn off, forcing IC30 (pin 13) to a logic zero and thereby, grounding the base of the emitter follower. As the DC power fails, the output node of IC45 will approach a high impedance and the emitter follower output will remain low. After the return of AC power, transistor Q33 will remain off for a time constant allowing DC power to return within tolerances and registers to be reset before allowing Memory Busy to return to a logic one.

2.4 DATA IN/DATA OUT

The MC-131 data circuitry has been divided into two identical, independent, nine bit Bytes under the control of the Read/ $\overline{\text{Clear}}$ and Restore/ $\overline{\text{Modify}}$ commands.

Data In is clocked into the data register by SDR. The inverting output of the register is provided to the memory modules as $\overline{\text{Control Data}}$ ($\overline{\text{CD}}$).

The Data Ready signal from the memory modules is inverted, gated with Read and used to strobe $\overline{\text{Memory Data}}$ ($\overline{\text{MD}}$) into the data register. Note that $\overline{\text{MD}}$ is inverted twice and is present at the output nodes of the register. During a restore cycle $\overline{\text{MD}}$ will be returned to the memory as $\overline{\text{CD}}$. The data register is connected to Data Out through a Nand gate, providing another inversion. Thus, there is an inversion of data from Data In to the memory module and an inversion of data from the memory module to Data Out. Data In and Data Out are of the same sense.

Data Enable 1 and 2 controls the connections of the data register to the Data Out bus. If Data Enable is a logic one, Data Out will be the complement of $\overline{\text{MD}}$ when the MC-131 is in a Read mode and will be a

standard memories

high impedance when in a clear mode. When Data Enable is a logic zero, Data Out will be a high impedance. Thus, by controlling the modes and Data Enable; the MC-131 may be used with a common buss system. Provisions exist to Byte control Data Enable. If desired, Data In may be connected to Data Out for use with a two way buss. With Byte control, the data terms may be paralalled in effect producing a nine bit memory of twice the number of words.

Each processing system is different. In an attempt to provide a "universal" interface, pull up resistors are not factory installed on the I/O. For those systems requiring them on the MC-131 provision has been made for the field installation of pull-up resistors to +5 volts. Plated through holes for the Data Out terms, are provided adjacent to IC8, IC9, IC10, IC11, and IC12. The hole pairs corresponding to Data Out bits 1 and 18 are indicated by the numbers 1 and 18 adjacent to IC8 and IC12 respectively. Provision is also made to terminate the signal inputs check the J5 & J6 pin list for the provision made on each signal.

2.5 INHIBIT NETWORK

The MC-131 contains the current determining resistors (R97), energy storage capacitors (C20), and pulse shaping capacitors (C19), for the memory modules inhibit circuitry. As only one memory module under the control of the MC-131 is active at any time, the inhibit

— standard memories —

resistors are time shared.

2.6 DATA SAVE

Data retention in the memory module during a power transient condition is accomplished by (1) not allowing Read or Write commands to be sent to the memory and (2) providing a Data Save term to the memory module which will be used to prevent operation of it's X-Y drive current source. When the input term Data Save P/S is at a logic zero, the memory will be allowed to operate; when it is at a logic one, the memory will not be allowed to operate.

On power turn-on the Data Save P/S signal must be a logic one until the +5 and ±15 volt power supplies approach their tolerances. When Data Save P/S returns to a logic zero, the MC-131 timing logic will have been reset and two time constants will start. The first to time out (R74-C15) will remove the reset commands and, by returning Data Save to a logic one, allow the memory module's current source to operate. The longer time constant (R68-C14) will return the Memory Busy signal to a logic one indicating that the memory is now stable and that \overline{CI} commands will be accepted.

On power turn-off the Data Save P/S signal must go to a logic one. The power supplies must remain within tolerance for at least 20 μ s after Data Save P/S switches to allow the completion of any memory

standard memories

cycles in progress. Data Save P/S will turn on transistor Q20 which provides base drive to Q21 and Q22. Transistor Q21 will discharge C14 through R16, thereby, turning off Q27. The collector of Q8 will become a logic one, (a) turning off Q19 providing a Memory Busy signal and (b) turning on IC43 (pin 6) forcing the concluding memory cycle in progress. The longer time constant C15 discharging through R67 and Q22 will provide time for the memory to conclude its cycle before Q36 provides a Data Save command to the memory.

A Data Save P/S signal is generated in the ECOM[®] F system power supply when the AC line drops below a preset value. This term is connected to connector J4 (pin 36) in all SMI chassis. The MC-131 connects this term directly to the I/O connector J6 pin B1 and through a 33 Ω resistor (R57) to J6 pin B2 and the data retention circuitry. The memory's Data Save P/S signal can be used by the processor to control a shutdown sequence. If this is desired, R57 should be removed and the processor should provide the command to save data at J6 pin B2.

Three new signals are available to the MC-131 user. 'Direct Data Save' provides a direct, no time constant, way of forcing a Data Save action. Data Save Active is an output signal indicating that the Data Save is now fully in operation. Data Save Sync allows one MC-131 to operate as a master with any other MC-131's Data Save slaved to its operation.

standard memories

SECTION III
INSTALLATION

3.1 ELECTRICAL INTERFACE AND TERMINATIONS


All I/O signal connections to the MC-131 should be made with twisted pair. Number 24 insulated hookup wire twisted pair (24 TPF) is sufficient. All output lines, with the exception of Memory Busy, are driven by open collector gates and should be terminated to +5 volts. It is recommended that these terminations be located at the receiving end of the line. (See recommended input and output interface, Figure 1). If the distance between the MC-131 and the receiving gates is short, it may be desirable to locate the pull-up resistors on the MC-131. Plated through holes are provided for this purpose. Provision has been made for termination of the address signals, Data In, and control signals.

The MC-131 to memory module interface should not be in excess of three feet and must be twisted pair. The inhibit lines should not be bundled with lines carrying logic levels.


DC power supply lines should be of sufficient size to prevent the supply voltage at any module from going out of specification. The power supply shall be floating from earth ground.

standard memories

FIGURE 1



Recommended Memory Input Interface



Recommended Memory Output Interface

standard memories

3.2 MEMORY EXPANSION

The memory controller, with the use of Byte control, allows the 18 bit memory modules to be operated as a nine bit memory. In this mode of operation it is recommended that the two bytes be paralleled (i. e., Data In and Data Out bits 1 and 10 tied together, bits 2 and 11 tied together, etc.). See section 2. 1 for mode information.

Expansion of memory word length is possible by operating memory controllers in parallel. For example, a 36 bit word can be obtained by using two eighteen bit memory systems. Identical address and I/O control terms of the two memory controllers would be daisy-chained together. Data In and Data Out bits 1-18 should be connected to memory controller 1 and bits 19-36 should be connected to memory controller 2.

Field expansion of the number of words of memory is possible by the addition of memory modules to a maximum of 16 modules(131K words). Details of this expansion are included in the section on the memory module. Expansion to excess of 131K words is accomplished by the addition of memory controllers. Additional special MC configurations can be implemented using the MC-131. Please consult the factory if you need assistance.

standard memories

ECOM® F MEMORY SYSTEM
& ENCLOSURE

MINI MASS/ME-111

STANDARD MEMORIES, INC.
2801 E. Oakland Park Blvd., Suite 301
Ft. Lauderdale, Florida 33306

DRAWN AE	7/25/72	ECOM® F MEMORY SYSTEM & ENCLOSURE			
CHECKED E. D. [Signature]	8-2-72	MINI MASS/ME-111			
APPROVED [Signature]	8/5/72	SIZE	CODE IDENT	NUMBER	
STANDARD MEMORIES SANTA ANA, CALIF.		A		SC1651	REV
		SCALE		Form F-011271	SHEET

PROPRIETARY RIGHTS of STANDARD MEMORIES, INCORPORATED are involved in this subject matter and all manufacturing, reproduction, use and sales rights pertaining to such subject matter are expressly reserved. It is submitted in confidence for a specified purpose, and the recipient by accepting this material agrees that this material will not be used, copied or reproduced in whole or in part nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

standard memories

WARRANTY

All products manufactured by STANDARD MEMORIES, INC. are warranted to be free from defects in material and workmanship one year from date of delivery to the original purchaser.

STANDARD MEMORIES, INC's obligation under this warranty is limited to servicing or adjustment of any equipment returned to the factory for that purpose, and replacing any defective parts thereof. If the failure has been caused by misuse, operation in excess of specification guarantees, or modification by the customer, repairs will be billed at cost. In such cases, a cost estimate will be submitted before work is started.

This warranty is expressly in lieu of all other obligations or liabilities on the part of STANDARD MEMORIES, INC., and STANDARD MEMORIES, INC. neither assumes nor authorizes any other person to assume for them, any liability in connection with the sale of STANDARD MEMORIES, INC. products.

TABLE OF CONTENTS

<u>SECTION</u>		<u>PAGE</u>
I	ECOM F MEMORY SYSTEM	1-1
	1.1 Description	1-2
	1.2 System Block Diagram	1-4
II	ENCLOSURE	2-1
	2.1 Description	2-2
	2.2 Outline Drawings	2-4
III	POWER SUPPLY	3-1
	3.1 Description	3-2
	3.2 Specifications	3-2
	3.2.1 Input	3-2
	3.2.2 Output	3-3
	3.2.3 Power Status Output	3-3
	3.2.4 Environment	3-3
	3.3 Theory of Operation	3-3
	3.3.1 Regulator Circuits	3-3
	3.3.2 Power Status	3-4
	3.4 Terminal Assignments	3-5
	3.5 Assembly Drawings	3-6
	3.6 Schematic	3-9
	3.7 Parts List	3-10

SECTION I

ECOM[®] F MEMORY SYSTEM

standard memories

SECTION I

ECOM[®] F MEMORY SYSTEM

1.1 DESCRIPTION

The ECOM[®] F memory system provides a low cost, modular approach to memory organization.

Features of the system include:

- 750ns Full Cycle Time
- 325ns Access Time
- Low Cost Field Expansion
- Power Failure Data Protection
- Wide Temperature Operation
- DTL/TTL Compatible Interface
- High Reliability Integrated Circuit Logic
- Byte Control Capability

A complete 18 bit system consists of an enclosure with power supply, a memory controller and one to sixteen memory modules. A 36 bit system would contain two memory controllers.

The memory system may be easily field expanded to 131K 18 bit words or 65K 36 bit words by the addition of memory modules. No additional interfacing or adjustments are required.

standard memories


The memory module contains up to 8192 words with up to 18 bits per word. The core stack with the associated drive, sense and data buffering circuitry, is contained on a single 11 1/2 X 16 inch printed circuit card.

The memory controller provides the control functions, registers and inhibit networks for system users who do not wish to incorporate these functions within their own systems. Up to sixteen memory modules may share one controller.

Large memory systems may be obtained by the parallel operation of these modular ECOM[®] F components. For example, the 36 bit enclosure described in Section II is in essence two independent 18 bit memories of up to 65K words each operating in parallel in the same enclosure. Details of the modular components, their interface and theory of operation, are included as separate sections of this manual.

standard memories

1.2 SYSTEM BLOCK DIAGRAM



standard memories

SECTION II

ENCLOSURE

standard memories

SECTION II
ENCLOSURE

2.1 DESCRIPTION

2.1.1 18 Bit word Length.

The ECOM[®] F memory enclosure is designed to accept up to sixteen memory modules, one memory controller, and a model PS-16-131 power supply. A complete memory system of up to 131,072 18 bit words can be contained in a 12 1/4 inch high standard RETMA rackmount enclosure.

Memory modules and controllers are inserted from the rear of the enclosure, thereby providing full access to all internal system connections by removing the "see through" front panel.

Figure 1 is an outline drawing of the enclosure showing the relative location of all components. Note that the memory controller is in position A. All remaining positions are reserved for memory modules. These positions are connected to the memory controller such that the memory module in position B will be selected by the first 8192 addresses. The memory module in position C will be selected by addresses between 8192 and 16383, etc.

standard memories

2. 1. 2 36 Bit Word Length.

The ECOM® F memory enclosure is designed to accept up to sixteen memory modules, two memory controllers, and a model PS-16-131 power supply. A complete memory system of up to 65,536 36 bit words can be contained in a 12 1/4 inch high standard RETMA rackmount enclosure.

Figure 2 is an outline drawing of the enclosure showing the relative location of all components. Note that the memory controllers are in positions A and V. All remaining positions are reserved for memory modules. These positions are connected to the memory controllers such that the memory modules in positions B and U will be selected by the first 8192 addresses. The memory modules in positions C and T will be selected by addresses between 8192 and 16383, etc.

standard memories

STANDARD RETMA SPACING

12.22
REF

19.00
REF

CHASSIS PRE-DRILLED FOR
JONATHAN SLIDES 110QDP-18-A-2
OR EQUIV. BOTH SIDES

17.50
REF

16.97
REF

REF: CABLE

1 2 3 4 5 6





Figure 1

Note: 1. Ref P/L100984





Figure 2

Note: 1. Ref P/L100984

RC 4005 LOGIC DIAGRAMS

CPU 02 - CPU 04 - CPU 08 - CPU 125

(MPC, STC, ITR, LCI, HCI)

Microprogram Controller (MPC)

Dwg. No.

MPC001	PRIMARY CLOCK PULSE GENERATOR	V10238
002	MAR(0) MICRO ADDRESS REGISTER	V10239
003	MAR(1) MICRO ADDRESS REGISTER	V10240
004	MAR(2) MICRO ADDRESS REGISTER	V10241
005	MAR(3) MICRO ADDRESS REGISTER	V10242
006	MAR(4) MICRO ADDRESS REGISTER	V10243
007	MAR(5) MICRO ADDRESS REGISTER	V10244
008	MAR(6) MICRO ADDRESS REGISTER	V10245
009	MAR(7) MICRO ADDRESS REGISTER	V10246
010	MAR(8) MICRO ADDRESS REGISTER	V10247
011	MAR(9) MICRO ADDRESS REGISTER	V10248
012	MC(1:10)	V10249
013	MC(11:20)	V10250
014	MC(21:30)	V10251
015	MC(31:40)	V10252
016	MC(41:50)	V10253
017	MC(51:60)	V10254
018	MC(61:70)	V10255
019	JS(71:80)	V10256
020	JS(81:90)	V10257
021	JS(91:100)	V10258
022	PARITY LOGIC	V10259
023	PARITY LOGIC	V10260
024	PARITY LOGIC	V10261
025	PARITY LOGIC	V10262
026	CLOCK PULSES	V10263
027	MAR Control	V10264
028	MANUAL MODE	V10265
029	NORMAL MODE AND RUNNING MODE	V10266
030	START STOP LOGIC	V10267

Microprogram Controller (MPC)

Dwg. No.

MPC031	MPS PARITY CONTROL	V10268
032	CORE STORE PARITY CONTROL	V10269
033	OPERATOR MODE AND CONDITION RESET	V10270
034	START AND AUTOLOAD CONDITIONS	V10271
035	ARU DISPLAY CONTROL	V10272
036	POWER SUPPLY SUPERVISION	V10481
037	LAMP CONTROL	V10273
038	DISPLAY	V10274
050	+5 VOLT, 0 VOLT, AND CHASSIS CONNECTIONS	V11391

Store Controller (STC)

STC001	PRIORITY SYSTEM	V10567
002	TIME BASE COUNTERS	V10568
003	BUFFER SECTION	V10516 V10569
004	ADDRESS CONTROL	V10570
005	CORE STORE 1 CONTROL SIGNALS	V10571 V11396
006	READ AND WRITE CONTROL	V10518 V10572
007	READ AND WRITE CONTROL	V10573
008	ADDRESS GENERATION	V10574
009	ADDRESS GENERATION	V10575
010	STBUS(0:5)	V10519 V10576
011	STBUS(6:11)	V10520 V10557 V10577
012	STBUS(12:17)	V10578 V10578
013	STBUS(18:23)	V10579 V10579
014	STBUS(24:27)	V10580 V10580
015	PARITY CHECK AND GENERATION	V10581
016	ADDRESS TRANSMISSION FROM CPU TO CORE STORE 1	V10511 V10582
017	DATA TRANSMISSION FROM CPU TO CORE STORE 1	V10512 V10583
018	DATA TRANSMISSION FROM CPU TO CORE STORE 1	V10513 V10584

Store Controller (STC)

Dwg. No.

STC019	DATA TRANSMISSION FROM CORE STORE 1 TO CPU	V13514 V10585
020	DATA TRANSMISSION FROM CORE STORE 1 TO CPU	V13515 V10586 V13521 V10594
021	POWER SUPERVISION	V13522
022	TERMINATION OF UNUSED WIRES IN CORE STORE CABLES	V13525 V11397
023	TERMINATION OF UNUSED WIRES IN CORE STORE CABLES	V13526 V13527 V13526

Interrupt Unit (ITR)

ITR001	IR(0:3), IM(0:3), RM(0:3)	V10642
002	IR(4:7), IM(4:7), PR(4:7)	V10643
003	IR(8:11), IM(8:11), PR(8:11)	V10644
004	IR(12:15), IM(12:15), PR(12:15)	V10645
005	IR(16:19), IM(16:19), PR(16:19)	V10646
006	IR(20:23), IM(20:23), PR(20:23)	V10647
007	ITR REQUEST, GrSl(0:5)	V10648
008	ITRno(18:21), NOInGr(0:3)	V10649
009	ITRno(22)	V10650
010	CONTROL AND TIMING SIGNALS	V10651
011	INTERRUPT(3:11)	V11084
012	INTERRUPT(12:23)	V11085
013	CONNECTIONS BETWEEN INPUT CONNECTOR AND PLUG BOARD	V10654
014	INTERRUPTS FROM BASIC I/O UNITS	V11086

Low-Speed Data Channel Interface (LCI)

Dwg. No.

LCI001	SB(0:11)	V10601
002	SB(12:23)	V10602
003	LDC CONTROL SIGNALS	V10603
004	I/O CONNECTED AND I/O READY	V10604
008	DATA(0:7)	V10608
009	I/O DATA(8:15)	V10609
010	I/O DATA(16:23)	V10610
011	RPT CONTROL SIGNALS	V10611
012	RPT CONTROL SIGNALS, SB(16:23)	V10612
020	LDC CONTROL SIGNALS - BUS CABLE 1061	V11072
021	I/O BUS(0:5) - BUS CABLE 1061	V11073
022	I/O BUS(6:9) - BUS CABLE 1061	V11074
023	I/O BUS(10:15) - BUS CABLE 1061	V11075
024	I/O BUS(16:17) - BUS CABLE 1061	V11076
025	I/O BUS(18:23) - BUS CABLE 1061	V11077
026	LDC CONTROL SIGNALS - BUS CABLE 1062	V11078
027	I/O BUS(0:5) - BUS CABLE 1062	V11079
028	I/O BUS(6:9) - BUS CABLE 1062	V11080
029	I/O BUS(10:15) - BUS CABLE 1062	V11081
030	I/O BUS(16:17) - BUS CABLE 1062	V11082
031	I/O BUS(18:23) - BUS CABLE 1062	V11083


High-Speed Data Channel Interface (HCI)


HCI001	CYS Request(0:7)	V10895
002	CYS Request(8:15)	V10896
003	RQ REGISTER	V10897
004	PRIORITY DECODING	V10898
005	PRIORITY DECODING	V10899
006	SelReqBf(0:15)	V10900
007	HDC GIAddr(0:11)	V10901
008	HDC GIData(0:11)	V10902
009	HDC GIAddr(12:15), HDC GIData(12:15)	V10903
010	HDC BUSout(0:9)	V10904


High-Speed Data Channel Interface (HCI)


Dwg. No.


HCI011	HDC BUSout(10:23)	V10905
012	HDC BUSin(0:11)	V10906
013	HDC BUSin(12:23)	V10907
014	BUFFER REGISTER FOR HDC ADDRESS AND INPUT DATA	V10908
015	BUFFER REGISTER FOR HDC ADDRESS AND INPUT DATA	V10909
016	TERMINATIONS FOR INPUT-OUTPUT CABLES	V10910
017	TERMINATIONS FOR INPUT-OUTPUT CABLES	V10911
018	TERMINATIONS FOR INPUT-OUTPUT CABLES	V10912
019	TERMINATIONS FOR INPUT-OUTPUT CABLES	V10913
020	TERMINATIONS FOR INPUT-OUTPUT CABLES	V10914
021	TERMINATIONS FOR INPUT-OUTPUT CABLES	V10915
022	HCI CONTROL	V10916
023	HCI CONTROL	V10917
024	HCI CONTROL	V10918
025	HCI CONTROL	V10919
026	HCI CONTROL	V10920
027	3<HDCBF<WORD LIMIT	V1352.7
	32K-CORE-STORE-MODULE	V11153












101172MOGK 271172PEP 271172PEP V13518
 061172PEP







RC4000



READ AND WRITE CONTROL


STC006



V13590



Logic Diagram



























061172PEP 101172MOGK 271172PEP 271172PEP V13523






















Replaces by Dwg. No. **V1352E**
 due to ECN
 Replaces Dwg. No. **V1352E**
 Design Check **27112 PEP**
 Dwg. Office Check **27112 PEP**
 Drawn by **101172MOGK**
 Designed by **061172PEP**
CENTRALEN

ARU060	160B9	IC(6)	8
ARU060	160A6	IC(7)	7
ARU061	160G31	IC(8)	6
ARU061	160F33	IC(9)	5
ARU084	288C38	SB(6)	9
ARU084	288D37	SB(7)	10
ARU085	296A6	SB(8)	11
ARU085	296B4	SB(9)	12
			30
			29
			28
			27
014	430G27	HDCBF(6)	31
014	430H30	HDCBF(7)	32
014	430J25	HDCBF(8)	33
014	430K34	HDCBF(9)	34



425
 AK403
 A1 IC(6:9) < Word Limit
 B2 SB(6:9) < Word Limit
 C3
 D4 HDCBF(6:9) < Word Limit
 N
 16 8 4 2 1
 N := number of installed
 8 kWord Modules

008	297B12	- Address(6)	2
008	297C17	- Address(7)	3
008	297D28	- Address(8)	4
008	297E33	- Address(9)	8
008	297F39	- Address(10)	9
008	302A6	- Address(11)	10
008	302B12	- Address(12)	11
008	302C17	- Address(13)	12
008	302D28	- Address(14)	14
008	302E33	- Address(15)	24
008	302F36	- Address(16)	25
009	312A6	- Address(17)	29
009	312B12	- Address(18)	30
009	312C17	- Address(19)	31
009	312D28	- Address(20)	32
009	312E33	- Address(21)	39
009	312F39	- Address(22)	40
005	426D16	- HDC Call	5
005	426A1	- IC Call	38
005	426B10	- SB Call	37
005	426C11	- BR Call	36
MPC032	.443-12	- Core Store Parity Error	6





450
 AK404
 8
 4
 2
 1
 4k
 2k
 1k
 512
 256
 128
 64
 32
 16
 8
 4
 2
 1
 Cycle Stealing
 Enable Register Control

Unit
RC4000
 Dwg. No.
V13592


CORE STORE SIZE AND ADDRESS DISPLAY
 Logic Diagram

STC022







061172 PEP 7301 03 BA



010572PEP 151272AL 090173BA



* HDC data (0:23) con STI data (24:26) con 0



TIME nS

MC(61,62)≠0

STCbu (STC001,507B29)

SThdc (STC001,507A11)

STCrns (STC001,421A2)

TB(0) (STC002,445-5)

TB(1) (STC002,421-30)

TB(2) (STC002,445D16)

TB(3) (STC002,507C41)

TB(4) (STC002,445-9)

TB(5) (STC002,445F14)

-,CI (STC005,428M40)

-,CC (STC005,424M40)


RMW (STC005,447L38)


Address(n) (e.g. STC016,424E14)

STdata(n) (e.g. STC020,441M38)

S8(n) (e.g. ARU086,314F41)

-, Fixed Address B (STC006,444G41)







RC4000
V13566


TB AND CORE STORE TIMING FOR READ SPLIT - SPLIT WHITE
6 < ADDRESS < WORD LIMIT
Timing Chart

Time nS






TB AND CORE STORE TIMING FOR READ SPLIT - SPLIT WRITE
6 < ADDRESS < WORD LIMIT
Timing Chart



Time nS



RC 4005 B CENTRAL PROCESSOR

TEGN. Nr.: Dato:

1 RC 4005 B CENTRAL PROCESSOR:

Interconnection plan:

Basic System with Mini Mass Controller RCSL: 31-D225

Definition of RC 4005 V23399 181272

Part list

2 CPU 425 korbakke

51-VB 1059 ??

* Mekaniske tegninger

RCSL: ~~1059~~

* Støringstrømsplan

RCSL:

Spændingstraadning	V11215	110370
Spændingstraadning 0V og +5V	V11215 13529	120370
Spændingstraadning 0V og +5V	V20970	120370
Spændingstraadning +12V og -6V	V20971	120370
Spændingstrømsplan 90 Pol Elco	V23397	141272
Spændingstraadning 90 Pol. Elco	V20884	120370
Spændingstraadning 38 Pol. Elco	V20972	120370
Spændingstraadning Stik 1084	V20821	120370

0 Volt ledning slik 1014, 1015, 1016, 1017 V23396 141272

Kabelstik placering CPU 425 V23398 141272

Part list

3 CPU 425 PCB A:

PCBA Positions List RCSL: 31-D 226

Varianter:

RC0888 1/3	V20893	150669
RC090 1/2	V20894	150669
RC0909-1/1	V20895	150669
RC0909 1/2	V20896	150669

* selvstændig mappe

4

RC 4005 B kabiner :

Tegn. Nr. :

Dato

Markering V
Partliste

5


Mini MASS Forretlager :

Udskiftning af 220V netledning V 23403 171172
Opspænding af kabler til Mini Mass Core Store V.

6

RC 4005 B kabiner :

Materialeliste V 21443 050570
Opspændingsvinkel for Mini Mass Core Store V 13573 071272
Placeringstegning for RC 4005 B V
Placeringstegning for RC 4005 B V
Placeringstegning for RC 4005 B V



INTERCONNECTION PLAN FOR RC 4000 - BASIC SYSTEM WITH MINI-MASS CORE STORE
 RC 4000 INSTALLATION:

RC 4005 CENTRAL PROCESSOR

Der eksisterer i dag to udgaver af RC 4005.

RC 4005 A med AMPEX Ferritlager

RC 4005 B med MINI-MASS Ferritlager

Til at producere disse findes følgende produktionsmapper:

RC 4005 CENTRAL PROCESSOR for RC 4005 A (herefter kaldet mappe 1) og

RC 4005 B CENTRAL PROCESSOR for RC 4005 B (herefter kaldet mappe 2).

Produktionsmappen for RC 4005 B (mappe 2) indeholder kun de afsnit fra mappe 1, der er sket ændringer i, samt et afsnit omhandlende ombygning af en RC 4005 A til RC 4005 B.

Følgende opskrift anvendes ved produktion af de forskellige udgaver:

RC 4005 A produceres udelukkende efter papirerne i mappe 1.

RC 4005 B produceres efter papirerne i mappe 1 og 2, således at følgende afsnit i mappe 1 erstattes af følgende afsnit i mappe 2.

Mappe 1

RC 4005 CENTRAL PROCESSOR

CPU 401 - 408 Kortramme

CPU 401 PCBA

RC 4005 Kabler

AMPEX RC ferritlager

RC 4005 Kabinet

Mappe 2

RC 4005 B CENTRAL PROCESSOR

CPU 425 Kortramme

CPU 425 PCBA

RC 4005 B Kabler

MINI-MASS ferritlager

RC 4005 B Kabinet


RC 4005 A og RC 4005 B er en produktionsbetegnelse for de to udgaver.

Salgsmæssigt hedder de begge RC 4005 CENTRAL PROCESSOR (ingen ændring).


MODIFIKATION AF CPU402/408 TIL CPU425

ARBEJDSPLAN

1. Tøm stik 1011, 1012 og 1013 for spændings- og logiktrådning.
se tegning V23455
2. Monter ekstra Elco stik, flyt og omnummerer de andre Elco stik.
se tegning V23401 og V23398
3. Foretag spændingstrådning af stik 1014, 1015, 1016 og 1017.
se tegning V23396
4. Fjern strengene fra tillægstrådningsplanen til det pågældne anlæg (det afhænger af ferritlagerstørrelsen, hvilken der skal bruges).
5. Foretag trådningsændringer ifølge rettelsetrådningsplan for ombygning af CPU 402/408 til CPU 425.
6. Indsæt de nye printkort i CPU-rammen.
Se tegning V23400




CPU 401-408



Rammerne er set fra trådsiden.

CPU 425



181272 MOJ

141272 MOJ

90 POL ELCO	1036	60		
	1039			
	1040			
		125		
		190		
		255		
		320		
		385		
90 POL ELCO	1015			
	1014			
90 POL ELCO	1017	450		
	1016			
	1071			
90 POL ELCO	1072			
	1073	515		

RAMMEN SET FRA TRÅDSIDEN

	6		
	71		90 POL ELCO
			1042
			1043
	136		1001
			90 POL ELCO
			1002
			1003
	201		38 POL ELCO
			1020
			1041
			1053
			1084
	266		
	331		90 POL ELCO
			1062
			1061
			1051
	396		130 POL ELCO
			1021
	401		

721214 MOJ

STIK 1014:

0V B AZ BB BL BN BR CN CR
0V BF BJ BT BV BX BZ CB CD CF CT CV

STIK 1015:

0V B D CR CT CV CX
0V F AZ BB BD BF

STIK 1016:

0V B AZ BB BL BN BR CN CR
0V BF BJ BT BV BX BZ CB CD CF CT CV

STIK 1017:

0V B D CR CT CV CX
0V F AZ BB BD BF

Forbindelse til 0 Volt sker ved Taper pin til 0 Volt taper pin skinne.

Trådning lægges i 0.25 mm blød tråd

Trådlængde: 0V til kabelstikken 150 mm

kabelstikken til kabelstikken 10 mm

Ben nr.

Stik nr.	CW	CX	CY	CZ	DA	DB
1001	0V	0V	+5V	+5V	CH.	CH.
1002					CH.	CH.
1003	0V	0V	+5V	+5V	CH.	CH.
1038	+5V	+5V	+5V	+5V	CH.	CH.
1039	+5V	+5V	+5V	+5V	CH.	CH.
1040	+5V	+5V	+5V	+5V	CH.	CH.
1042	0V	0V	0V	0V	CH.	CH.
1043	0V	0V	0V	0V	CH.	CH.
1051	0V	0V	0V	0V	CH.	CH.
1061	0V	0V	0V	0V	CH.	CH.
1062	0V	0V	0V	0V	CH.	CH.
1071	0V	0V	0V	0V	CH.	CH.
1072	0V	0V	0V	0V	CH.	CH.
1073	0V	0V	0V	0V	CH.	CH.

141272 MOJ

Al trådning lægges i 0,25mm² grå/hvid tråd

Forbindelse til 0V sker ved taper pin

Forbindelse til +5V sker ved lodning til +5V plan

Forbindelse til CH (stel sker ved kabelsko Amp rød som forbindes til nærmeste stæg til opspænding af 41 pol Elco stik. DA og DB klemmes i samme kabelsko for hvert stik.

Følgende ekstra printkort skal benyttes ved ombygning af CPU 401-408 til CPU 425

<u>Pos.</u>	<u>PCBA</u>
CPU425	RC2072-1
CPU427	RC0834-1
CPU442	RC0890-1
CPU450	RC2073-1

181272 MOJ

UDSKIFTNING AF AMPEX CORE STORE MED MINI-MASS
CORE STORE.


ARBEJDSPLAN.

1. Udskift powerkabel i MINI-MASS CORE STORE power supply. *Se tegning V23403*
2. Fjern alle kabler i forbindelse med CORE STORE (AMPEX).
3. Udtag Ampex power supply og core store modul(er).
4. Fjern teleskopskinner.
5. Monter opspændingsvinkler for MINI-MASS CORE STORE så højt oppe som muligt.
6. Monter MINI-MASS skufferne. } *Se tegning V23454*
7. Opspænd kabler i kabelaflastninger. }
8. Kablerne kan nu forbindes og core store modulerne indsættes. *Se tegning V23402*

UDSKIFTNING AF 220 VOLT NETLEDNING I MINI-MASS CORE STORE


Fra producentens side er hvert lager forsynet med en ca. 1,5 m lang netledning afsluttet med et specielt amerikansk stik med flade ben. Denne netledning fjernes ved demontering i power supply boksen og gemmes i den tomme emballage.

Herefter tilsluttes en ny netledning, type 44, efter følgende trådningsdiagram:



171172 PEP 181272 MOJ

10 stk. kabelaf-
 ninger \varnothing 18.
 10stk galopskruer
 \varnothing 3x 6.



Unit: RC 4000	Designed 061272 PEP
	Approved
	Checked
	Last Revision

ØTSPENDING AF
 KABLER TIL
 MINI-MASS
 FERRITLAGER.

Drawing No. V 22154
Drawn by SA
Checked 030473
1 Sheets Sheet 1

Følgende kabler skal anvendes i forbindelse med MINI-MASS Core Store.
Kablerne skal mærkes som her anført.

<u>Kabeltype</u>	<u>Connector 1</u>	<u>Connector 2</u>
88/195 cm	1016 (Elco)	J5 CSB (Viking)
88/210 cm	1017 (Elco)	J6 CSB (Viking)
88/225 cm	1014 (Elco)	J5 CSA (Viking)
88/240 cm	1015 (Elco)	J6 CSA (Viking)

Følgende kabler skal ikke benyttes mere.

1 stk.	11/500	Powerkabel
3 stk.	12/300	Datakabler

181272 MOJ

RC 4000


V23402

Kabelændringer ved ferritlagerombytning.
Ampex lager til MINI-MASS lager

Connector I: Elco plug 8016-090-704
 Connector II: Viking 2VH43/1JN5
 Cable: 3

I		II		I		II		I		II	
PIN	WIRE	PIN	PIN	WIRE	PIN	PIN	WIRE	PIN	PIN	WIRE	PIN
A	rød	B1	AM	rød	B17	BY	rød	B33			
B	blå	A1	AN	blå	A17	BZ	blå	A33			
C	rød	B2	AP	rød	B18	CA	rød	B34			
D	blå	A2	AR	blå	A18	CB	blå	A34			
E	rød	B3	AS	rød	B19	CC	rød	B35			
F	blå	A3	AT	blå	A19	CD	blå	A35			
H	rød	B4	AU	rød	B20	CE	rød	B36			
J	blå	A4	AV	blå	A20	CF	blå	A36			
K	rød	B5	AW	rød	B21	CH	rød	B37			
L	blå	A5	AX	blå	A21	CJ	blå	A37			
M	rød	B6	AY	rød	B22	CK	rød	B38			
N	blå	A6	AZ	blå	A22	CL	blå	A38			
P	rød	B7	BA	rød	B23	CM	rød	B39			
R	blå	A7	BB	blå	A23	CN	blå	A39			
S	rød	B8	BC	rød	B24	CP	rød	B40			
T	blå	A8	BD	blå	A24	CR	blå	A40			
U	rød	B9	BE	rød	B25	CS	rød	B41			
V	blå	A9	BF	blå	A25	CT	blå	A41			
W	rød	B10	BH	rød	B26	CU	rød	B42			
X	blå	A10	BJ	blå	A26	CV	blå	A42			
Y	rød	B11	BK	rød	B27	CW	rød	B43			
Z	blå	A11	BL	blå	A27	CX	blå	A43			
AA	rød	B12	BM	rød	B28	CY					
AB	blå	A12	BN	blå	A28	CZ					
AC	rød	B13	BP	rød	B29	DA					
AD	blå	A13	BR	blå	A29	DB					
AE	rød	B14	BS	rød	B30						
AF	blå	A14	BT	blå	A30						
AH	rød	B15	BU	rød	B31						
AJ	blå	A15	BV	blå	A31						
AK	rød	B16	BW	rød	B32						
AL	blå	A16	BX	blå	A32						

091072PLP 061172MOGK



Kabeltype 88/ cm.

CP425

PCBA Position List

Pos.	PCBA
CPU25	RC0839-1
CPU26	RC0839-1
CPU27	RC0839-1
CPU28	RC0839-1
CPU30	RC0861-1
CPU31	RC0861-1
CPU32	RC0893-3
CPU34	RC0852-1
CPU36	RC0837-1
CPU37	RC0900-1/2
CPU38	RC0837-1
CPU39	RC0837-1
CPU40	RC0872-1
CPU41	RC0860-2
CPU42	RC0860-2
CPU43	RC0872-1
CPU44	RC0872-1
CPU45	RC0834-1
CPU46	RC0837-1
CPU47	RC0834-1
CPU48	RC0839-1
CPU49	RC0872-1
CPU50	RC0834-1
CPU51	RC0846-1
CPU52	RC0872-1
CPU53	RC0846-1
CPU54	RC0846-1
CPU55	RC0854-1
CPU56	RC0846-1
CPU57	RC0854-1
CPU58	RC0872-1
CPU59	RC0872-1
CPU60	RC0854-1
CPU86	RC0888-1/3
CPU87	RC0909-1/1
CPU88	RC0839-1
CPU89	RC0834-1
CPU90	RC0839-1
CPU91	RC0836-1
CPU92	RC0834-1
CPU93	RC0861-1
CPU94	RC0839-1
CPU95	RC0858-1
CPU96	RC0861-1
CPU97	RC0861-1
CPU99	RC0837-1
CPU100	RC0837-1

Pos. PCBA

CPU101	RC0837-1
CPU102	RC0839-1
CPU103	RC0834-1
CPU104	RC0846-1
CPU106	RC0834-1
CPU107	RC0854-1
CPU108	RC0854-1
CPU109	RC0846-1
CPU110	RC0854-1
CPU111	RC0846-3
CPU112	RC0854-1
CPU113	RC0854-1
CPU114	RC0854-1
CPU115	RC0854-1
CPU116	RC0870-1
CPU117	RC0870-1
CPU118	RC0870-1
CPU119	RC0870-1
CPU120	RC0870-1
CPU121	RC0870-1
CPU122	RC0870-1
CPU123	RC0870-1
CPU124	RC0870-1
CPU125	RC0870-1
CPU146	RC0835-1
CPU147	RC0834-1
CPU148	RC0861-1
CPU149	RC0836-1
CPU150	RC0834-1
CPU151	RC0839-1
CPU152	RC0835-1
CPU153	RC0845-1
CPU154	RC0861-1
CPU155	RC0845-1
CPU156	RC0845-1
CPU157	RC0834-1
CPU158	RC0835-1
CPU159	RC0835-1
CPU160	RC0862-1
CPU161	RC0845-1
CPU162	RC0834-1
CPU164	RC0845-1
CPU165	RC0845-1
CPU166	RC0862-1
CPU167	RC0872-1
CPU168	RC0838-1
CPU169	RC0836-1
CPU170	RC0879-1
CPU171	RC0836-1
CPU172	RC0835-1
CPU173	RC0862-1
CPU174	RC0836-1

Pos. ----- PCBA

CPU175	RC0834-1
CPU176	RC0839-1
CPU177	RC0845-1
CPU178	RC0862-1
CPU179	RC0847-1
CPU180	RC0838-1
CPU181	RC0835-1
CPU182	RC0835-1
CPU183	RC0862-1
CPU184	RC0847-1
CPU185	RC0845-1
CPU186	RC0862-1
CPU187	RC0834-1
CPU188	RC0839-1
CPU189	RC0835-1
CPU190	RC0834-1
CPU206	RC0834-1
CPU207	RC0861-1
CPU208	RC0838-1
CPU209	RC0834-1
CPU210	RC0839-1
CPU211	RC0838-1
CPU212	RC0836-1
CPU213	RC0839-1
CPU214	RC0839-1
CPU215	RC0857-1
CPU216	RC0857-1
CPU217	RC0857-1
CPU218	RC0836-1
CPU219	RC0857-1
CPU220	RC0857-1
CPU221	RC0857-1
CPU222	RC0847-1
CPU223	RC0857-1
CPU224	RC0857-1
CPU225	RC0857-1
CPU226	RC0847-1
CPU227	RC0857-1
CPU229	RC0857-1
CPU230	RC0857-1
CPU231	RC0834-1
CPU232	RC0834-1
CPU233	RC0838-1
CPU234	RC0836-1
CPU235	RC0929-1
CPU236	RC0836-1
CPU237	RC0836-1
CPU238	RC0857-1
CPU239	RC0857-1
CPU240	RC0857-1
CPU241	RC0838-1
CPU242	RC0857-1

Pos.

PCBA

CPU243	RC0857-1
CPU244	RC0857-1
CPU245	RC0834-1
CPU246	RC0857-1
CPU247	RC0857-1
CPU248	RC0857-1
CPU249	RC0839-1
CPU250	RC0857-1
CPU251	RC0857-1
CPU252	RC0857-1
CPU253	RC0839-1
CPU254	RC0858-1
CPU255	RC0834-1
CPU266	RC0899-1
CPU267	RC0899-1
CPU268	RC0899-1
CPU271	RC0899-1
CPU272	RC0836-1
CPU275	RC0894-1
CPU276	RC0894-1
CPU278	RC0886-1
CPU279	RC0872-1
CPU280	RC0834-1
CPU281	RC0836-1
CPU282	RC0868-1
CPU283	RC0859-1
CPU284	RC0868-1
CPU285	RC0844-1
CPU286	RC0844-1
CPU287	RC0834-1
CPU288	RC0859-1
CPU289	RC0868-1
CPU290	RC0844-1
CPU291	RC0834-1
CPU292	RC0844-1
CPU294	RC0844-1
CPU295	RC0868-1
CPU296	RC0859-1
CPU297	RC0858-1
CPU298	RC0838-1
CPU299	RC0846-3
CPU300	RC0834-1
CPU301	RC0836-1
CPU302	RC0858-1
CPU303	RC0836-1
CPU304	RC0844-1
CPU305	RC0868-1
CPU306	RC0845-1
CPU307	RC0844-1
CPU308	RC0847-1
CPU309	RC0844-1
CPU310	RC0868-1


Pos. ----- PCBA

CPU311	RC0836-1
CPU312	RC0858-1
CPU313	RC0844-1
CPU314	RC0845-1
CPU315	RC0868-1
CPU316	RC0844-1
CPU317	RC0845-1
CPU318	RC0861-1
CPU319	RC0835-1
CPU320	RC0835-1
CPU333	RC0897-1
CPU334	RC0897-1
CPU335	RC0839-1
CPU336	RC0897-1
CPU338	RC0838-1
CPU339	RC0834-1
CPU341	RC0858-1
CPU342	RC0897-1
CPU343	RC0839-1
CPU344	RC0858-1
CPU345	RC0834-1
CPU347	RC0890-1
CPU349	RC0859-1
CPU350	RC0868-1
CPU351	RC0845-1
CPU352	RC0858-1
CPU353	RC0858-1
CPU354	RC0859-1
CPU355	RC0868-1
CPU356	RC0838-1
CPU357	RC0858-1
CPU359	RC0845-1
CPU360	RC0859-1
CPU361	RC0868-1
CPU362	RC0858-1
CPU363	RC0836-1
CPU364	RC0834-1
CPU365	RC0834-1
CPU366	RC0834-1
CPU367	RC0859-1
CPU368	RC0868-1
CPU369	RC0845-1
CPU370	RC0834-1
CPU371	RC0858-1
CPU372	RC0858-1
CPU373	RC0839-1
CPU374	RC0836-1
CPU375	RC0834-1
CPU376	RC0834-1
CPU377	RC0846-3
CPU378	RC0839-1
CPU379	RC0858-1

Pos.

PCBA

CPU380	RC0858-1
CPU381	RC0861-1
CPU382	RC0834-1
CPU383	RC0858-1
CPU384	RC0858-1
CPU385	RC0836-1
CPU396	RC0834-1
CPU397	RC0839-1
CPU398	RC0839-1
CPU399	RC0839-1
CPU400	RC0869-1
CPU401	RC0869-1
CPU402	RC0869-1
CPU403	RC0869-1
CPU404	RC0869-1
CPU405	RC0869-1
CPU406	RC0869-1
CPU407	RC0869-1
CPU408	RC0869-1
CPU409	RC0869-1
CPU410	RC0869-1
CPU411	RC0869-1
CPU412	RC0836-1
CPU413	RC0834-1
CPU414	RC0838-1
CPU415	RC0858-1
CPU416	RC0839-1
CPU418	RC0894-1
CPU419	RC0891-1
CPU421	RC0835-1
CPU422	RC0858-1
CPU425	RC2072-1
CPU424	RC0890-1
CPU427	RC0834-1
CPU426	RC0839-1
CPU428	RC0890-1
CPU430	RC0844-1
CPU431	RC0844-1
CPU432	RC0836-1
CPU433	RC0834-1
CPU434	RC0839-1
CPU435	RC0834-1
CPU436	RC0836-1
CPU437	RC0847-1
CPU438	RC0834-1
CPU439	RC0847-1
CPU440	RC0835-1
CPU441	RC0891-1
CPU442	RC0890-1
CPU443	RC0837-1
CPU444	RC0839-1
CPU445	RC0844-1



Pos. ----- PCBA

CPU446	RC0834-1
CPU447	RC0834-1
CPU448	RC0835-1
CPU449	RC0891-1
CPU450	RC2073-1
CPU461	RC0899-1
CPU462	RC0899-1
CPU463	RC0899-1
CPU465	RC0897-1
CPU466	RC0834-1
CPU467	RC0844-1
CPU468	RC0899-1
CPU469	RC0897-1
CPU470	RC0897-1
CPU471	RC0890-1
CPU472	RC0834-1
CPU473	RC0839-1
CPU474	RC0839-1
CPU475	RC0838-1
CPU476	RC0838-1
CPU477	RC0894-1
CPU478	RC0894-1
CPU479	RC0844-1
CPU480	RC0897-1
CPU481	RC0897-1
CPU482	RC0834-1
CPU483	RC0897-1
CPU484	RC0839-1
CPU485	RC0899-1
CPU486	RC0894-1
CPU487	RC0894-1
CPU489	RC0834-1
CPU490	RC0844-1
CPU491	RC0835-1
CPU492	RC0894-1
CPU493	RC0899-1
CPU494	RC0894-1
CPU495	RC0909-1/2
CPU496	RC0894-1
CPU497	RC0897-1
CPU498	RC0894-1
CPU499	RC0890-1
CPU500	RC0897-1
CPU501	RC0836-1
CPU502	RC0836-1
CPU503	RC0834-1
CPU504	RC0894-1
CPU505	RC0839-1
CPU506	RC0839-1
CPU507	RC0837-1
CPU508	RC0890-1
CPU510	RC0834-1
CPU511	RC0839-1



Pos. PCBA

CPU512	RC0837-1
CPU513	RC0837-1
CPU514	RC0838-1
CPU515	RC0838-1

PARTLISTE

benævnelse	antal	nr	
TRÅD 0.25mm ² GRÅA/HVID	11000	11915	
KABEL 4,0 MM ² SORT	12	12019	
KABEL 6,0 MM ² SORT	3	12100	
TRÅD PFR 2 - 0.22 MM ² RØD/BLÅ	800	12116	
AMP KABELSKO 31890 (0.25-1.6)	40	13301	
AMP KABELSKO 130171 (2.7-6.6)	15	13307	
ELCO RECEPT 8016-038-000-007	4	13712	
ELCO RECEPT 8017-130-000-007	1	13718	
ELCO RECEPT M. LANGE STYR 7052-41	432	13807	
ELCO CRIMP (BÅND) 8017-0323	9	13808	
AMP TAPER PIN 41662 FØRSØLVET	2500	14912	
ELCO RECEPT 8016-090-707	18	36406	
benævnelse			blad
CPU 425 KORTRAMME		Dvs Nr. V 23452	

DEMO. 22/3-73 103

STANDARD MEMORIES

Telephone (714) 540-3605

INCORPORATED
SUBSIDIARY OF APPLIED MAGNETICS CORP.

2221 South Anne Street • Santa Ana, California • 92704

September 26, 1972

Mr. P. E. Pedersen
Regnencentralen A.G.

c/o Roger Laureys
Applied Magnetics Belgium
Industriezone-Raadsherenstraat
2300 Turnhout
Belgium

Dear Mr. Pedersen:

Per your request, I will define the selection criteria for all unspecified resistor values in the Standard Memories ECOM[®] F Memory System. Attached to this letter are the MM-110 Test Specification, a typical MM-110 Test Report, the CM10 Schematic, and the PS4-32 Schematic to clarify the discussion.

1. MM-110

- a) R8 and R13, located in the sense amplifier threshold circuit, were provided for early in the MM-110 design phase to permit compensation for sense amplifier lot variations. This has since proven not to be necessary. Note that the MM-110 Test Spec., sheet 2, para. 5.5, specifies that the voltage at the threshold adj. test point, J1 pin 48, shall be $+2.21 \pm .05V$ for all memory modules.

R10 is used to hold the sense amp threshold constant as a function of the number of bit circuits present on each MM-110 version. See the CM-10 Schematic, sheet 1, "Assy. Dash No. Table" (upper right corner of page) for the R10 value. Note that the 18 bit version does not use R10.

- b) R71 and R74 determine sense amplifier strobe position and duration, respectively. R71 is adjusted to optimize the signal to noise or "1" to "0" operating margin. R71 is selected in the SMI Test Dept. such that the requirements of the MM-110 Test Spec., para. 5.8.1, are exceeded. R71 values are typically between 4.7K and 15K.

September 26, 1972

b) (cont'd.)

R74 is selected to meet the requirements of para. 5.3. Typical values are 6.8K, 10K or not installed.

- c) R39, R40, R41, and R42 are provided in the XY drive current source temperature compensation network to accommodate variations in core type and lot characteristics. Since all 18 mil cores used by SMI have the same temperature coefficient, trim resistors are seldom required (less than 5% of all new modules shipped). The MM-110 Test Spec., para. 5.6, lists the nominal temperature tracking characteristic. The current margin requirements of para. 5.9 must be exceeded by all memory modules.

<u>Designation</u>	<u>Function</u>	<u>Type Value, If Required</u>
R39	Lowers drive, all temps.	33K, 47K
R40	Raises drive, all temps.	33K, 47K
R41	Lowers high temp. drive	1K, 2.2K
R42	Lowers low temp. drive	1K, 2.2K

2. PS4-32

- a) R11, R20, R21, and R28 are provided to permit adjustment of the current limit points for each power supply output. The power supply is tested to the following current limit criteria:

<u>Output</u>	<u>Resistor</u>	<u>Current Limit</u>
+5V	R11	17A to 20A
+15V	R20, R21	15A to 17.5A
-15V	R28	1.7A to 2.0A

1.0 TITLE

1.1 Test Specification MM-110 ECOM® F Memory Module

2.0 SCOPE

2.1 This document establishes the electrical test requirements of the ECOM® F memory module, MM-110

3.0 GENERAL REQUIREMENTS

3.1 Test results for all units subject to this specification shall be recorded in sufficient detail to certify compliance to this specification.

3.2 All parameters not specifically defined herein shall be controlled to current best commercial standards.

3.3 The test conditions and signal response limits are stated as absolute values. In an actual testing situation, test equipment characteristics must be taken into consideration.

3.4 All logic pulse timing measurements shall be referenced to the +1.5 volt level of the logic pulse edge.

4.0 TEST CONDITIONS

4.1 The test conditions listed below are nominal for the module and are applicable unless otherwise specified in paragraph 5.0.

4.1.1 Ambient Temperature: 25° C

4.1.2 Test Cycle Time: 750ns

4.1.3 Supply Voltages: +15V, -15V, +5V

DRAWN E. Worley	11/12/71	TEST SPECIFICATION MM-110 ECOM® F MEMORY MODULE			
CHECKED A. EGAN	11/12/71				
APPROVED [Signature]	11/12/71				
STANDARD MEMORIES	SIZE A	CODE IDENT 29737	NUMBER SC1523		REV A
	SANTA ANA, CALIF.	SCALE	Form F-011271	SHEET 1 of 4	

- 4.1.4 Test data patterns shall include: All Ones, All Zeros, Worst Pattern, Compliment of Worst Pattern, and Address. Worst Pattern address for the MM-110 is characterized by the input address relationship Address 0 ⊕ Address 8.
- 4.1.5 SA, SB, and $\overline{\text{DATA SAVE}}$ inputs: +5V.
- 4.1.6 READ pulse input: 200ns duration.
- 4.1.7 WRITE pulse input: 200ns duration, leading edge of WRITE to be 100ns later than trailing edge of READ.
- 4.1.8 $\overline{\text{MD}}$ and $\overline{\text{DATA READY}}$ termination: 220 Ω to 330 Ω pull-up to +5V.

5.0 PERFORMANCE REQUIREMENTS

- 5.1 The $\overline{\text{MD}}$ output pulse ("1" output) duration shall be 100ns minimum for all bits.
- 5.2 Access time, measured from the leading edge of the READ pulse to the leading edge of the MD pulse, shall be 250ns maximum for all bits.
- 5.3 The $\overline{\text{DATA READY}}$ pulse duration shall be 50ns \pm 5ns.
- 5.4 With worst pattern stored in memory, attempt to write the complement of worst pattern into memory with the SA, SB, and $\overline{\text{DATA SAVE}}$ inputs grounded (each, one at a time). Worst pattern shall then be read from memory without error.
- 5.5 The THRESHOLD ADJ. output shall be + 2.21V \pm 0.05V.
- 5.6 The I ADJUST output shall be as listed below:
 - 25 $^{\circ}$ C: 2.65V \pm 0.1V
 - 0 $^{\circ}$ C: 3.0V \pm 0.1V
 - 60 $^{\circ}$ C: 2.3V \pm 0.1V
- 5.7 The memory shall operate without error with the +5V supply varied between +4.5V and 5.5V at 25 $^{\circ}$ C, 0 $^{\circ}$ C and 60 $^{\circ}$ C.
- 5.8 Signal/Noise Margin

STANDARD MEMORIES SANTA ANA, CALIF.	SIZE A	CODE IDENT 29737	NUMBER SC1523	REV A
	SCALE	Form F-030367		SHEET 2 of 4

5.8.1 The memory shall operate without error with the THRESHOLD ADJ.. input varied externally as indicated below:

25° C: 1.3V to 3.1V
0° C: 1.5V to 2.9V
60° C: 1.5V to 2.9V

5.9 Current Margin (Shmoo) Tests:

5.9.1 Shmoo tests shall be conducted by varying the XY* and INHIBIT supply voltages at 25° C, 0° C, and 60° C. The error point plots shall be everywhere outside the shaded areas shown in Fig. 1.

* The +15V and -15V XY supplies must be varied together in absolute magnitude.

5.10 The memory shall, while operating, be subjected to mechanical vibration of sufficient intensity to determine if intermittent conditions exist.

5.11 The memory shall be tested in accordance with "Temperature Cycle/Burn-In Requirements, SC1233" paragraph 4.0.

STANDARD MEMORIES SANTA ANA, CALIF.	SIZE A	CODE IDENT 29737	NUMBER SC1523	REV A
	SCALE	Form F-030367		SHEET 3 of 4

SHMOO DIAGRAM


Fig. I

MODEL

MM-110

CURRENT MARGIN

ACCEPTANCE CRITERIA



**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE

A

CODE IDENT

NUMBER

SC 1523

REV


A

SCALE

Form F-120367

SHEET



4 of 4




STANDARD
 MEMPHIS
 INC.

SIZE K66E 10 NUMBER 100E15
 D 2/37

SHEET 114



STANDARD MEMPHIS INC.	SIZE CODE ID NUMBER	REV
	D 29737	D
	SCALE	SHEET 3-44
		LC15



DRAWN J.P. W/WH		CHECKED R.M.P. 11/6		APPROVED J.S.J. 11/6	
STANDARD MEMORIES, INC. SANTA ANA, CALIF.					
SCHEMATIC - P. S. 4-32					
SIZE CODED NUMBER		D 29737		100 776	
SCALE NONE		SHEET 1 OF 1		REV C	

5 X DEOTES PARTS SELECTED PART. NOMINAL VALUE SHOWN.
 4 X INDICATES PINS ON P1
 3 X INDICATES PINS ON P2
 1. ALL RESISTORS ARE IN OHMS, 1/2 W ± 5%
 NOTE: UNLESS OTHERWISE SPECIFIED

TEST REPORT

ECOM[®] F MEMORY MODULE 8K

Model No. MM-110-1

CM-10 Serial No. 1506

MM-110 Serial No. 1525

CF-10 Serial No. 1298

1. Ambient Temperature 25 °C
2. Full Cycle Test Time 750 ns
3. +5V Margin ± 10% ok
4. Data Save Operation ok
5. Access Time ok
6. Signal to Noise Ratio 3.40 | .89
7. Shmoo Data

<u>XY Volts</u>	<u>Inhibit Volts</u>
<u>13.0 15.9</u>	13.0
<u>13.1 16.5</u>	14.0
<u>13.0 17.1</u>	15.0
<u>13.1 17.5</u>	16.0
<u>13.1 18.0</u>	17.0

8. Low Temperature Operation 0°C ok
9. High Temperature Operation 60°C ok



SEP 1 1973

Workmanship Inspection _____

Approved REL

Functional Test Clark

Date 8-31-72

standard memories

SHMOO DIAGRAM

MODEL NO. MM-110-1

E-F MEMORY MODULE

SERIAL NO. 1525

SC1238

S/N I Adj.


25°C 3.401 / .89 2.69 X

Tech. Clark

60°C 3.24 / 1.20 2.36 O

Date 8-31-72

0°C 3.24 / .88 3.63 □



**STANDARD
MEMORIES**

SANTA ANA, CALIF.

SIZE CODE IDENT NUMBER

A

REV

SCALE

Form F-122870

SHEET

RCSL: 51-VB620

Author: Allan Giese

Edited: November 1969

RC 4000

CORE STORE TEST

A/S REGNECENTRALEN

Falkoneralle 1

2000 Copenhagen F

CONTENTS:

CORE STORE TEST

	page
1. INITIATION OF PROGRAMS	3
2. ADDRESS SELECTION TEST	4
Purpose	4
Test	4
Error Messages	4
3. BIT SELECTION TEST	5
Purpose	5
Test	5
Error Messages	5
4. WORST CASE TEST	6
Purpose	6
Test	6
Error Messages	6
5. WORST CASE COMPLEMENT TEST	7
Purpose	7
Test	7
Error Messages	7

2. ADDRESS SELECTION TEST

Purpose

This program tests that every word in the test areas of the core store can be selected. In other words, the test guarantees that two different addresses will not select the same word.

Test

The program works by loading into each word the number of the word, i.e. core store (n) := n. When this is accomplished for every word, the program checks whether the core store contents are correct or not.

Error Messages

An error causes the program to issue the following message:

```
address <k number>  
received <received data, 24 bits>  
expected <expected data, 24 bits>
```

3. BIT SELECTION TEST

Purpose

This program tests that every bit in the test areas of the core store can be set and reset.

Test

The program works by loading into each word the following bitpatterns consisting of 27 bits:

000 ... 000 001

000 ... 000 010

100 ... 000 000

000 ... 000 000

When a bitpattern is stored in core store, it is read out again to be checked against the original bitpattern.

Error Messages

An error causes the program to issue the following message:

address <k number>

received <received data, 27 bits>

expected <expected data, 27 bits>

4. WORST CASE TEST

Purpose

This program checks that the contents of the test areas of the core store are not changed due to noise introduced by the worst case pattern.

Test

The program starts by loading into each word the worst case word, belonging to the worst case pattern; this is done only in run No. 1. Then it continues to read those words repeatedly.

The worst case pattern is an array of worst case words and the contents of those words are chosen so that maximum resultant noise will be produced at the output of the sense windings. The contents of the worst case word are either all ones or all zeroes depending on the address bits 15 (core address 128), 16 (core address 64), and 21 (core address 2) as seen below:

Contents:= all ones	for	odd Address (15,16,21) = 0
Contents:= all zeroes	for	odd Address (15,16,21) = 1

Error Messages

An error causes the program to issue the following message:

```
address <k number>  
received <received data, 27 bits>  
expected <0 or 1>
```

where <0 or 1>::= 0|1

0 stands for all zeroes and 1 for all ones.

5. WORST CASE COMPLEMENT TEST

Purpose

This program checks that the contents of the test areas of the core store are not changed due to noise introduced by the worst case complement pattern.

Test

The program works as the worst case test program, the only exception being that the contents of the words under test are complemented, i.e.

Contents:= all ones for odd Address (15,16,21) = 1

Contents:= all zeroes for odd Address (15,16,21) = 0

Error Messages

The error messages are identical to those of the worst case test.

RCSL: 51-VB335
Author: Allan Giese
Edited: February 1969

PROGRAM DESCRIPTION FOR CLEARING
THE CORE STORE FOR PARITY ERRORS

ABSTRACT.

The purpose of this program is to cancel the stop of the micro-program caused by a parity error and to re-enter the NORMAL operation mode.

A/S REGNECENTRALEN
Falkoneralle 1
Copenhagen F.

The operator must carry out the following procedure:

PAPER TAPE READER:

1. Insert the program in the paper tape reader and press the RESET button

CENTRAL PROCESSOR, TECHNICAL PANEL:

2. Switch the MODE SELECTOR key to TECHNICAL position
3. Deactivate CORE STORE CONTROL
4. Press the button named: MAR MANUAL CONTROLLED and insert in MAR the address x^4y^2
5. Press the button named: MAR COMPUTER CONTROLLED
6. Press the button named: CONTINUE
7. Press the button named: MAR MANUAL CONTROLLED and insert in MAR the address x^20y^4
8. Press the button named: MAR COMPUTER CONTROLLED
9. Press the button named: CONTINUE

When the typewriter writes:

switch to NORMAL position

then

10. Switch the MODE SELECTOR key to NORMAL position

INPUT/OUTPUT TYPEWRITER:

11. Press the New Line (NL) key on the typewriter

When the typewriter writes:

core store cleared for parity error

then the computer is ready for normal program execution.

PROGRAM EXPLANATION.

When the program issues its first message, the program has stored in each word of the core store its own word number; - the only exception being the words occupied by the program itself. After the NL key has been depressed, the program will once more activate all words of the store, but now under supervision of the parity control circuit.

Register w1 equals the address of the core store word to be tested.

s. a100, b100,

```

; procedure Standard heading for autoload key;
; begin
w.   aw           2           ; comment           w0: aw           2
     aw           4           ;                   w1: aw           4
     jl           0           ;                   w2: jl           0
     aw           94          ;                   w1: aw           94
     aw      x1    2           ;                   a94: aw      x1    2
     aw           96          ;                   w1: aw           96
     al  w1  x1    2           ;                   a96: al  w1  x1    2
     aw           98          ;                   w1: aw           98
     jl.          -4          ;                   a98: jl.          -4
     jl  w1       94          ;                   w1: jl  w1       94
;                   w1:= 4;
; end Standard heading for autoload key;

0           ; w3:= 0;
0           ; ST[8]:= 0;
0           ; ST[10]:= 0;
24          ; Service addr:= 24;
; Start location 1:
; w1:= 94;
a14: al  w2      -1          ;
     pl           5           ; PR:= b 1111 1111;
a18: al  w1  x1    2           ; for w1:= 96 step 2 until store limit
     rs  w1  x1    0           ; do ST[w3]:= w3;
     jl.          -4          ;

```

; procedure Type text 1;

```

; begin
a24: al. w2      a42.
a26: bz  w0  x2    0           ; char:= w0;
     sn  w0      0           ; if char = 0
     jl.          a70.        ; then goto Wait for NL;
a32: io  w0      2<6+3        ; io( w0, IO tpw, write);
     sx  w1      3           ; if busy v disconnected
     jl.          -4          ; then goto a32;
     al  w2  x2    1           ; pointer:= pointer + 1;
     jl.          a26.

```

; Data for text 1;

```

h.a42:      10 , 115           ; comment
           119, 105           ; < switch to NORMAL position>
           116, 99
           104, 32
           116, 111
           32 , 78
           79 , 82
           77 , 65
           76 , 32
           112, 111
           115, 105
           116, 105
           111, 110
           0 , 0
; the endmark is the character 0;
; end Type text 1;

```



```
w.a70: io w0      2<6+2
a72: io w0      2<6+0
      sx         3
      jl.        -4
      se w0      10
      jl.        a70.
      al w1      6
      al w1 x1   2
      aw x1      0
      se w1      72
      jl.        -6
      jl         14
a94:  jl.        a14.
; a96:
; a98:

      0
      0
      20
;
b14:  al w1 x1   2
      rs w1 x1   0
      jl.        -4
```

```
; Wait for NL:
; io( w0, IO tpw, read);
; io( w0, IO tpw, sense);
; if busy v disconnected
;   then goto a72;
; if char < > NL
;   then goto a70;
; w1:= 6;
; for w1:= 8 step 2 until 72
;   do ST[w1]:= 4 characters;
;
; goto Start location 2;
; goto Start location 1;

; ST[8]:= 0;
; ST[10]:= 0;
; Service addr:= 20;
; Start location 2:
; for w1:= 74 step 2 until store limit;
;   do ST[w1]:= w1;
;
```

; procedure Type text 2;

```
b20: al w2      b38.
b22: bz w0 x2   0
      sn w0      0
b26: jl.        0
b28: io w0      2<6+3
      sx         3
      jl.        -4
      al w2 x2   1
      jl.        b22.
```

```
; begin
; char:= w0;
; if char = 0
;   then goto b26;
; io( w0, IO tpw, write);
; if busy v disconnected
;   then goto b28;
; pointer:= pointer + 1;
;
```


; Data for text 2;

```
h.b38: 99 , 111
      114 , 101
      32 , 115
      116 , 111
      114 , 101
      32 , 99
      108 , 101
      97 , 114
      101 , 100
      32 , 102
      111 , 114
      32 , 112
      97 , 114
      105 , 116
      121 , 32
      101 , 114
      114 , 111
b72: 114 , 0
```

```
; comment
; < core store cleared for
; parity error>
```

```
; the endmark is the character 0;
; end Type text 2;
```

e.



REGNECENTRALEN

SCANDINAVIAN INFORMATION PROCESSING SYSTEMS

FALKONERALLE 1 · DK 2000 COPENHAGEN F
DENMARK — TELEPHONE: (01) 10 53 66
CABLES: REGNECENTRALEN · TELEX: 6282 RC HQ DK