



Det mangdet  
BCT 401 og  
PPG  
og  
HSAT, MCS  
i mapper



**DATAMATICS**



48 stk. UHJ M4 x 8

A4.813 m34

Unit.



Designed 190370SK


Approved

Checked 23.11.70 SK

CHS 401  
MEKANISK  
SAMLINGSTEGNING


Drawing No V21334  
Drawn by 190370M.K  
Checked


Sheets	Sheet
--------	-------




UECL 6P5560000 40-40

Unit:	Designed 170370SK	CHS 401	Drawing No V1104
	Approved	EL MONTERINGSTECHN.	Drawn by 160470MK
CENTRALE	Checked 25.11.70SK		Sheet
	LIST REVISION		





190370SK

Unit:  
  
**CENTRALEN**



Designed 190370SK  
 Approved  
 Checked 23.11.70SK  
 Revision

CHS 404  
 MEKANISK  
 SAMLINGSTEGNING

Drawing No V21336  
 Drawn by 190370MK  
 Checked  


Sheets	Sheet
--------	-------

SOIT A-A



 <b>CENTRALEN</b>	Unit:	Designed 170370SK	Drawing No V11845
		Approved	Drawn by 160470MK
		Checked 23.11.70 SK	Checked
		Lstt. Revision	Sheets
			Sheet

CHS 404  
EL MONTERINGSTEIG.



RC 4000



Termination board for CHS 404

V12145

PCBA Circuit Diagram








Pos.	4	Materiale	2 mm Alu
Målforhold	1:1	Overflade	Lakeres sort
Tol. i koordinatet		Bemærkt	

15.5.AA.001.m101

Unit:  
  
**CENTRALEN**



Designed 200270AL  
 Approved  
 Checked  
 Last Revision

**OPSPÆNDINGSVINKEL**  
 for ZENERDIODER


Drawing No V21305  
 Drawn by AL  
 Checked  
 Sheets | Sheet



Snit BB






Snit AA



Pos.	3	Material	1 mm perforeret jernplade. Nr. 1155F
Måstørrelse	1:2	Overflade	(Efter sammensvejsning med bagplade) Sortlakeres
Tot. i koordinat	1	Bemærk!	



Unit:	Dessign 190270AL	Drawing No V11772	
		Drawn by AL	Sheet
CENTRALEN	Approved	Checked	Sheet
		Last Revision	
TOPPLADE			




Unit:	Designed 230270SB	Drawing No. VI 776
	Approved	Drawn by
	Checked	Checked
	Last Revision: 31070HC	Sheets
		Sheet
<b>BAGPLADE.</b>		


Pos.	2	Materiale	Imm Jernplade
Målforhold	1:2	Oversigt	(efter sammensvejsning med topplade) Sortlakeres.
Tal i koordinat	02	Centrert	Huller mtk. Ø6 monteres med Tublara gevindnitte TPP20







Unit. 	Designed 200270AL	Drawing No VI1777
	Approved Checked	Drawn by Checked
SAMLINGSTEGNING.		Sheets Sheet

FORPLADE SET BAGFRA.



BAGPLADE SET BAGFRA.



Unit POW 411  
  
**CENTRALEN**

Design: 2002705B  
 Approved  
 Checked  
 Last Revision


KOMPONENTPLACERING  
 TEGNING.

Drawing No V11773  
 Drawn by  
 Checked  
 Sheets  
 Sheet



270170S 1

V21544




POW413-24V +24V 1A.


Ikke angivne tværsnit 1°  
Trådtype overalt : Soflex type TK varmebestandig.

2 x ECO 1227

FRONTPANEL SEEN FROM THE BACK



BACKPANEL SEEN FROM THE INNER SIDE



Unit: POW 413

A/S REGNE  
CENTRALEN

Designed 180870 SSL

Approved

Checked

Last Revision

ASSEMBLY DRAWING


Drawing No. V11993

Drawn by

Checked

Sheets

Sheet



TRANSISTORS ARE 2N2369,  
 DIODES ARE 1N914,  
 RESISTORS ARE 1/8 W,  
 IF NOTHING ELSE IS  
 INDICATED.



Drawing No V 2902  
 Drawn by AL 23-2-67  
 Checked

POW 602  
 5V, 9A


Designed 1-9-66 JAK  
 Approved  
 Checked 1/3-67 JAK  
 Last Revision 250969 HC

Unit POW 602  
**I BEGNE**  
 CENTRALEN

Sheets


Sheet

080970JAK



Ikke angivne tværsnit 1mm<sup>2</sup>  
Trådtype: Soflex type TK varmebestandig.

POW417 Power Supply  
Circuit Diagram



**RCSL No:**

**Edition:**

**Author:**

**Title:**

**Keywords:**

**Abstract:**



## MAIN CHARACTERISTICS

The AIC401 Analog Input Controller is connected to the low-speed data channel by means of a buffer register.

It selects the requested analog input channel within max. 1024 channels by means of an analog multiplexer, and converts the analog data to digital form by means of a 12-bit A/D-converter. Additionally it selects the requested analog input range, within max. 4 fixed ranges, simultaneously with the channel selection.

AIC401 will always be under remote control.

## COMMANDS:

For the AIC401-device the control command and the sense command are available. The value of the modifier-field, bit 18:21 in the effective address of the i/o-instruction is irrelevant as it has no influence on the operation of the device.

### 1. CONTROL COMMAND:

A control command initiates an analog input operation during which the device is not ready. During the execution of the control command the contents of the working register is transferred to the device buffer register and the value is interpreted as follows:

Bit (0:11): Irrelevant

Bit (12,13): Analog range field where  
Bit (12,13) = 00 selects range No. 0 (lowest range)  
Bit (12,13) = 01 selects range No. 1  
Bit (12,13) = 10 selects range No. 2  
Bit (12,13) = 11 selects range No. 3 (highest range)

Bit (14:23): Analog input channel address (integers 0-1023)

The range and channel selection takes place immediately after the transfer of control information, and [130 + 5 : analog range (volts)] microseconds later the analog input operation is finished. This is indicated by the change of the device ready signal from 0 to 1.

2. SENSE COMMAND, STATUS, INTERRUPT:

When an analog input operation is not in progress, a status- and data word may be transferred from the buffer register to a working register by means of a sense command. The status- and data word is undefined after a power turn-on until the first accepted control command.

The contents of the buffer register has the following meaning:

- Bit (0): Not used (=0)
- Bit (1): Parity error
- Bit (2): Timer
- Bit (3:11): Not used (=0)
- Bit (12:23): Converted analog value (A/D value)

Converted analog value is given as a signed integer where the numerical value 2048 corresponds to a full scale analog input signal.

Parity error = 1 if an overload condition has been present during the preceding analog input operation.

When an overload condition occurs, it may not be possible to achieve valid A/D values within the following 50 milliseconds. Due to this a 50-millisecond timer in the device is started as soon as an overload is detected. This time interval is terminated by an interrupt signal, indicating that the device is available for valid analog input operations.

Timer = 1 reestablish program control of the AIC401 if the last initiated analog input operation is not terminated within 2 milliseconds. The measured A/D value is undefined.

The status bit(1:2) are cleared by an accepted control command.

2. SENSE COMMAND, STATUS, INTERRUPT:

When an analog input operation is not in progress, a status- and data word may be transferred from the buffer register to a working register by means of a sense command. The status- and data word is undefined after a power turn-on until the first accepted control command.

The contents of the buffer register has the following meaning:

Bit (0):	Not used (=0)
Bit (1):	Parity error
Bit (2):	Timer
Bit (3:11):	Not used (=0)
Bit (12:23):	Converted analog value (A/D value)

Converted analog value is given as a signed integer where the numerical value 2048 corresponds to a full scale analog input signal.

Parity error = 1 if an overload condition has been present during the preceding analog input operation.

When an overload condition occurs, it may not be possible to achieve valid A/D values within the following 50 milliseconds. Due to this a 50-millisecond timer in the device is started as soon as an overload is detected. This time interval is terminated by an interrupt signal, indicating that the device is available for valid analog input operations.

Timer = 1 reestablish program control of the AIC401 if the last initiated analog input operation is not terminated within 2 milliseconds. The measured A/D value is undefined.

The status bit(1:2) are cleared by an accepted control command.



ANALOG INPUT CONVERTER AND CONTROLLER, AIC401  
=====

Analog Input Converter and Controller, AIC401, form the connection between the Low-Speed Data Channel of RC 4000 and the Analog Input Units, MAD401, AMP401, and MPA401. In order to do this the following functions are performed:

- Receiving, transmitting and buffering of data from/to the Low-Speed Data Channel of RC 4000.
- Selection of required input channel and measuring range in suitable time intervals, all according to received Control Command.
- Analog-to-digital Conversion.
- Generation of 'ready' and 'interrupt' signals.
- Generation of status information.

Specifications:

AIC401:

Max. Number of Analog Input Channels:	1024
Max. Number of Measuring Ranges Controlled by AIC401:	4
A/D Converter:	Raytheon, model MADC 1204-16
Connection to RC 4000:	via Low-Speed Data Channel (I/O instruction with predetermined device address)
I/O Commands:	Control: Range and Channel address Sense: Status and converted analog signal

Format of Control Information  
(Control Command):

1 byte transferred from selected W-register, bit 12:23.

Value given by:  $ax + 1024 + b$ , where  $a < 10 + b$

a = range No. (0 thru 3)

b = channel address (0 thru 1023)

Format of Status Information  
(Sense Command):

1 word transferred to selected W-register, bit 0:23.

Bit 0 = 0

Bit 1 = Parity Error (amplifier overload)

Bit 2:11 = 0

Bit 12:23 = Converted analog value.

Timeinterval from Control

Command to End of A/D Conversion:

$[130 + 5 \times \text{analog range (volts)}]$  microseconds.

Connection to Sub-Modules:

max. 16 amplifiers AMP401 or equivalent analog signal sources,

+ max. 16 multiplexer address decoders, MAD401,

+ max. 64 analog multiplexer modules, MPA401.

Control Signals to Sub-Modules:

13 bits busline system:

10 bits binary multiplexer channel address

2 bits binary range address

1 bit multiplexer enable

Dimensions:

Height: 127 mm

Width: 525 mm

Depth: 210 mm

Supply Voltages:

+ 5 V  $\pm 5$  per cent, 3500 mA

- 6 V  $\pm 5$  per cent, 110 mA

+12 V  $\pm 5$  per cent, 140 mA

Ambient Air:

Temperature: 0 to 45 degrees C

Relative Humidity: 30 to 70 per cent

Weight:

6.0 kg

RCSL: 51-VE474

Author: V. Toft Pedersen

Edited: June 1969

RC 4000 PERIPHERAL DEVICES

AIC401, ANALOG INPUT CONTROLLER

PRELIMINARY SPECIFICATIONS

Abstract

This report describes the logical structure of the AIC401, ANALOG INPUT CONTROLLER when used as ANALOG INPUT UNIT in connection with the RC 4000 computer.

A/S REGNETCENTRALEN  
Falkoneralle 1  
2000 Copenhagen F

## MAIN CHARACTERISTICS

The AIC401 Analog Input Controller is connected to the low-speed data channel by means of a buffer register.

It selects the requested analog input channel within max. 1024 channels by means of an analog multiplexer, and converts the analog data to digital form by means of a 12-bit A/D-converter. Additionally it selects the requested analog input range, within max. 4 fixed ranges, simultaneously with the channel selection.

AIC401 will always be under remote control.

## COMMANDS:

For the AIC401-device the control command and the sense command are available. The value of the modifier-field, bit 18:21 in the effective address of the i/o-instruction is irrelevant as it has no influence on the operation of the device.

### 1. CONTROL COMMAND:

A control command initiates an analog input operation during which the device is not ready. During the execution of the control command the contents of the working register is transferred to the device buffer register and the value is interpreted as follows:

Bit (0:11): Irrelevant

Bit (12,13): Analog range field where

Bit (12,13) = 00 selects range No. 0 (lowest range)

Bit (12,13) = 01 selects range No. 1

Bit (12,13) = 10 selects range No. 2

Bit (12,13) = 11 selects range No. 3 (highest range)

Bit (14:23): Analog input channel address (integers 0-1023)

The range and channel selection takes place immediately after the transfer of control information, and  $[150 + 5 \cdot \text{analog range (volts)}]$  microseconds later the analog input operation is finished. This is indicated by the change of the device ready signal from 0 to 1.

2. SENSE COMMAND, STATUS, INTERRUPT:

When an analog input operation is not in progress, a status- and data word may be transferred from the buffer register to a working register by means of a sense command.

The contents of the buffer register has the following meaning:

- Bit (0): Not used (= 0)
- Bit (1): Parity error
- Bit (2:11): Not used (= 0)
- Bit (12:23): Converted analog value (A/D value)

Converted analog value is given as a signed integer where the numerical value 2048 corresponds to a full scale analog input signal.

Parity error = 1 if an overload condition has been present during the preceding analog input operation.

When an overload condition occurs, it may not be possible to achieve valid A/D values within the following 50 milliseconds. Due to this a 50-millisecond timer in the device is started as soon as an overload is detected. This time interval is terminated by an interrupt signal, indicating that the device is available for valid analog input operations.

RCSL: 51-VB881

Author: V. Toft Pedersen

Edited: May 1970

OVERALL SPECIFICATIONS FOR  
MEDIUM-SPEED, DIFFERENTIAL ANALOG INPUT UNIT

(Preliminary)

A/S REGNOCENTRALIN

Falkoneralle 1

DK 2000 Copenhagen: F

CONTENTS

---

Section	Page
1. GENERAL .....	3
2. OVERALL SPECIFICATIONS FOR ANALOG INPUT UNIT .....	3

---

pp.: 1:5

## 1. GENERAL

---

The ANALOG INPUT UNIT accomplishes the connection between the RC 4000 DATA PROCESSING EQUIPMENT and the process parameters represented by analog voltages from different kinds of transducers.

It includes the following types of equipment, the scope of which is defined in the relevant configuration-description:

- Analog Input Controller and A/D-Converter, AIC 401
- Multiplexer Address Decoder, MAD 401
- Multigain Amplifier, AMP 402
- Analog Multiplexer, MPA 401

## 2. OVERALL SPECIFICATIONS FOR ANALOG INPUT UNIT

---

Max. Number of Analog Input

Channels within one Analog

Input Unit: 1024

Type of Input Channels: Voltage, differential

Input Impedance: Differential mode: min. 10,000 Mohms

Common mode: min. 10,000 Mohms

Input Current: Differential mode: max. 0.5 nA

Common mode: max. 1.0 nA

Common Mode Rejection

Ratio at 50 cps: [60 dB + 20 log (10/analog range (volts))]  
or 110 dB, whichever is less



Normal Mode Noise Rejection:	One low-pass filter per input channel required for input ranges of $\pm 1$ volt or lower. For detailed specification, see separate specification sheet.
Max. Input Voltage with specified Common Mode Rejection (ref. to system ground):	$\pm 13.5$ volts, peak (either side)
Overvoltage Protection for max. 220 V rms.:	2 fuses and 4 diodes per channel
Max. Number of Analog Input Ranges:	4 within $\pm 10$ volts full scale thru $\pm 10$ mV full scale (must be selected by the customer in due time)
Range Identification:	Range address No. 0 thru 3, where 0 identifies lowest range and 3 highest range.
Connection to RC 4000, CPU:	via low-speed Data Channel (I/O- instruction with predetermined device address)
I/O Commands used for Data-Transfer:	Control: Range and Channel address Sense: Status and converted analog signal
Format of Control Information: (Control command)	1 byte transferred from selected W-register, bit 12:23. Integer given by: $a \times 1024 + b$ , where a = range No. (0 thru 3) b = channel address (0 thru 1023)

Format of Status/Data Information:  
(Sense command)

1 word transferred to selected W-register  
bit 0:23 :  
Bit 0 = 0  
Bit 1 = Parity Error (amplifier overload)  
Bit 2:11 = 0  
Bit 12:23 = Converted analog value

Time-Interval from Control

Command to end of A/D Conversion: [130 + 5/analog range (volts)]  
microseconds for as well unipolar as bipolar signals.

A/D Converter Type:

Successive approximation

Format of Converted Analog Value: 12-bit binary, negative values given as 2-complements

Scale Factor:

$\pm 2048$  corresponds to  $\pm$  full scale signals of selected analog input range.

Overall Accuracy at a  
99.9 per cent Confidence Level,  
and at 25 deg. C:

$\pm 0.15$  per cent of full scale or  
 $\pm 20$  microvolts ref. to input, whichever  
is greater  $\pm 1$  least significant bit

Max. Temperature Coefficient:

( $\pm 1.5$  microvolt ref. to input  $\pm 30$  ppm)  
per deg. C.


Supply Voltages:

+5 V DC  $\pm 5$  per cent  
+12 V DC  $\pm 5$  per cent  
-6 V DC  $\pm 5$  per cent  
+24 V DC  $\pm 2$  per cent  
-24 V DC  $\pm 2$  per cent


Ambient Air:

Temperature: 0 to 45 deg. C  
Relative Humidity: 30 to 70 per cent

130669AAJ 201070IA 031170 HC A.1170 Rev.7.



130669AAJ 2010701A 031170 HC 191170 Rev7. V12094



RC4000


Output to Low Speed Bus, AIC401

AIC 002

V12850

Logic Diagram






RC4000

Buffer for MPA Address, Decoding of Device No., AIC401

AIC004

V12851

Logic Diagram




RC4000

V12852

Control Logic ,AIC401

Logic Diagram


AIC005



SA422 may be interchanged with SA423 for test purposes.

The pulse-time (T) for 7B, 7C, 7D and 7E are dependent on the installation.  
 $T = (100 + 5/\text{range}) \mu\text{Sec}$   
 where range = 10/gain Volt





RC4000






Power OK, Overrange Control, AIC401

AIC007

V12854


Logic Diagram

007 005  
 031170 HC 191170 Rev.7. V11866  
 300470AAJ 211070IA




AG=Analog ground pos. X5-17

X10




X5



X1, X2, X3, X4, X5, X6, X7, X8, X9 and X10 are the card positions for the Raytheon analog to digital converter MADC12

201170UFL 201170HC 201170HC 201170HC V12092

FB402



CIRCUIT DESCRIPTION

This comparator is designed to give a "zero" or a "one" if a voltage is greater or smaller than a predetermined value. The circuit can discriminate voltage from  $\pm 0,15$  volt to  $\pm 20$  volt. The discrimination worst case error of the comparator is 1,5 volt. This error can be reduced to 0,15V if potentiometers are placed in serie with the ref. voltages,

SPECIFICATIONS

$$R6//R7 = R2//R3 = R_t$$

$$R8//R9 = R4//R5 = R_v$$

$$\underline{\underline{R_t + R_v = (20-50) \text{ k}\Omega}}$$

$$\underline{\underline{\frac{R_t}{R_v} = \frac{V_{in}}{V_{ref}}}}$$

$$R_1 = 0.5 \times \frac{R_t}{R_v}$$

The discrimination error is:

$$\text{Verror} = v_{\text{ref}} \frac{R_t}{R_v} = \underline{\underline{0,4 \frac{R_t}{R_v}}}$$

temp range (20-50) °C.

Hysteresis much lower than the error.

± Vref can be adjusted by potentiometers.

The error is now reduced to:


$$\text{Verror} = 0,1 \frac{R_t}{R_v}$$

it is a temperature error caused by change in temperature from 20 - 50 °C.

± Vref is controlled by a double voltage regulator with low drift.

R1 , Rt and Rv should be low drift metalfilm resistors.

temp range (20-50)°C.

SA422CIRCUIT DESCRIPTION


The only purpose for this card is to connect pin 14 to pin 18.

It is only used in connection with AIC401 and AIC402.

In AIC401/402 "normal" operation this card is used.

It can be replaced by a "testboard" in the test mode.

SA423





CIRCUIT DESCRIPTION

This card is a "testboard" and can only be used in connection with AIC401 and AIC402.

When the AIC "normal" card is replaced with the "testboard" a one generator is coupled to pin 18.

191170UFL 15117MOGK 18117C HOKM 18117C HOKM




POWER REQUIREMENT		
+5V	PIN22	0 mA
0V	PIN21	
POWER DISSIPATION		0



181171 HOKM

151171MOGK


191170UFL



POWER REQUIREMENT		
+5V	PIN 22	4 mA
0V	PIN 21	
POWER DISSIPATION 20 mW		

1 SA423

RC0834-5



MULTIPLEXER-ADDRESS DECODER, MAD401, AND CHASSIS, CHS401  
=====

Multiplexer-Address Decoder, MAD401, is a decoder module covering up to 64 analog input addresses.

It contains a fixed decoding of the 4 most significant bits and a x-y decoding of the 6 least significant bits of the 10-bit multiplexer address.

The fixed decoding defines the selection number (0 through 15) for the Multiplexer-Address Decoder and so for the relevant 64-channel group of inputs.

The x-y decoding defines the input channel to be selected within the 64-channel group.

Further MAD401 contains a 1 out of 4 decoding of 2 additional bits for control of gain-selection in Multigain Amplifier, AMP401.

MAD401 is placed in chassis CHS401 together with Multigain Amplifier, AMP401, and Analog Multiplexer, MPA401.

MAD401 modules are connected together and to the AIC401 unit as well by means of a one-way sub-busline system for which the signals are generated in the AIC-unit.

Specifications:

MAD401:

Control Buslines

(from AIC):                   10-bit binary multiplexer address  
                                  2-bit binary gain address  
                                  1-bit multiplexer 'enable'

Multiplexer Control

Output:                        8 y-wires (octal selection)  
                                  8 x-wires (unit selection)

Multigain Amplifier Con-

trol Output:                   4 gain selection outputs  
                                  1 amplifier reset output

Logic Levels for

Input/Output Signals: TTL levels

Dimensions: Height: 177 mm  
Width: 48 mm  
Depth: 450 mm

Supply Power: +5 V  $\pm$ 5 per cent, 215 mA

Ambient Air: Temperature: 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent

Weight: 0.5 kg




CHS401:



Max. Number of Analog

Process Input Modules: 2 MAD401 + 2 AMP401 + 8 MPA401

Dimensions: Height: 177 mm  
Width: 483 mm  
Depth: 592 mm

Weight: 12.5 kg





ANALOG MULTIPLEXER, MPA401

=====

Analog Multiplexer, MPA401, is a 16-channel, differential, solid-state multiplexer module for low- and high-level analog signals. It can be placed in chassis CHS401 together with multigain-amplifier, AMP401, and Multiplexer-Address Decoder, MAD401. Up to 4 MPA401 can be used for each AMP401 and MAD401.

Application:

Multiplexing of high/low-level DC-signals in industrial process control.

Specifications:

MPA401:

Number of Channels: 16, differential

Max. "On"-Resistance: 1200 ohms (each side)

Max. Input Voltage Range:  $\pm 15$  V (either side)

Max. Differential Offset  
Voltage: 10 micro V

Max. Leakage Current: 5 nA

Fault (Overvoltage)  
Protection: 2 fuses per channel

Control Inputs  
(Channel Selection): 8 X-inputs for unit selection (TTL)  
2 Y-inputs for octal selection (TTL)

Dimensions:

Height: 177 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power:

+ 24 V  $\pm$  2 per cent, 35 mA  
+ 5 V  $\pm$  5 per cent, 65 mA  
- 24 V  $\pm$  2 per cent, 25 mA


Ambient Air:


Temperature: 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent



Weight:

0.5 kg









## MULTIGAIN AMPLIFIER AMP 402

## 1. MAIN CHARACTERISTICS

---

Multigain Amplifier, AMP 402, is a differential DC amplifier equipped with logical inputs for external gain selection.

It can be placed in chassis CHS 401 together with Multiplexer Address Decoder, MAD 401, and Analog Multiplexer, MPA 401.

## 2. APPLICATIONS

---

Selective amplification of DC signals in industrial process control.

## 3. SPECIFICATIONS

---

Input Impedance:	Differential mode: min. 10,000 Mohms
	Common mode: min. 10,000 Mohms


Max. Input Voltage Range:	+13.5 V (either side)
---------------------------	-----------------------


Differential Input Current:	Max. 0.5 nA
-----------------------------	-------------

CM - Input Current:	Max. 1 nA
---------------------	-----------

Output Impedance:	Max. 0.1 ohm
-------------------	--------------

Output Voltage Range:	$\pm 10$ V (single-ended)
Output Current:	Max. 5 mA
Capacitive Load:	Max. 50 nF
Gains:	Totally 4 within 1 through 1000 (e.g.: 1, 10, 50, 500)
Accuracy at 25 degrees C:	$\pm 0.025$ per cent of full scale or $\pm 10$ micro V whichever is greater (ref. to input)
Temperature Drift:	Max. ( $\pm 1.5$ micro V ref. to input $\pm 30$ ppm) per degree C
Common Mode Rejection Ratio at 50 cps:	[60 dB + 20 log (gain)] or 110 dB, whichever is less.
Settling Time (to within 0.01 per cent of final value):	(100 + 0.5*gain) microseconds (bipolar sig- nals)
Control Input:	4 gain selection inputs (TTL levels) 1 amplifier reset input (TTL level)
Dimensions:	Height: 177 mm Width: 48 mm Depth: 450 mm
Supply Voltages:	+5 V $\pm 5$ per cent, 15 mA +24 V $\pm 2$ per cent, 400 mA (first 30 seconds), 80 mA continuous -24 V $\pm 2$ per cent, 400 mA (first 30 seconds), 80 mA continuous
Power Supply Rejection:	Min. 90 dB (V/V), ref. to output
Ambient Air:	Temperature: 0 to 45 degrees C Relative Humidity: 30 to 70 per cent
Weight:	0.7 kg






1) tc. Match within + - 3 ppm All 1% Resistors


2) tc. Match within + - 3 ppm 1 type CEBT2







R47-R50-R53-R61: Vishay Welwyn  $\pm 0.01\%$  -  $\pm 1, 5$  ppm, - 1/4W  
 R46-R49-R51-R52-R57-R58-R59-R60: Customer Selected.



01 - 02: Owen Texas 4ST1-2  
 L3: Pahn type 1582  
 All 1% Resistors CEB-T2

+24V

0V  
-24V

+24V

0V  
-24V

+24V

0V  
-24V  
+24V


0V  
-24V  
+24V

0V  
-24V  
+24V

0V  
-24V

AMP402

V12631



PCBA CIRCUIT DIAGRAM

A 4P006

LOW-PASS FILTERS, FLT402 AND CHASSIS CHS405  
=====

FLT402 is a module equipped with 16 symmetrical, low-pass filters. Up to 8 FLT402 modules can be placed in chassis, CHS405.

FLT402 is used where suppression of differential-mode noise at line frequency or higher frequencies is necessary. One filter is used per analog input channel to ensure a high scanning rate.

Specifications:

FLT402:

Number of Filters: 16

Filter Type: Symmetrical 2nd order R-C filter with resistive input and capacitive output.

Resistance Value (each side): 3.3 Kohn  $\pm 5$  per cent

Condenser Value: 4.7  $\mu$ F  $\pm 10$  per cent, max. 63 V (metalized polycarbonate)

Attenuation at 50 Hz: 40 dB, increasing 40 dB per decade for increasing frequency.

Dimensions: Height: 178 mm  
Width: 24 mm  
Depth: 450 mm

Ambient Air: Temperature: 0 to 45 degrees C  
Relative humidity: 30 to 70 per cent

Weight: 0.5 kg

CHS405:

Max. Number of Filter

Modules: 8 FLT402

Dimensions:


Height: 178 mm

Width: 483 mm


Depth: 592 mm

Weight:

12.0 kg




150469HAO 191170SSL 191170SSL 191170HARD



POW 410

POW 410 Wiring Diagram for 20V DC Power Supply

V21678



E1: { V<sub>ed</sub> 11V<sub>ag</sub> 18,5V : BY159/50  
 V<sub>ed</sub> 25V : BY159/200

TPS 8a is a single power supply consisting of one regulator unit.  
 $I_{load\ max} = 500\ mA.$  or  $350\ mA.$  (20-24V)  
 TPS 8b is a double power supply consisting of two regulator units as shown  
 in the diagram.  $I_{load\ max} = 500\ mA$  from each unit, or  $350\ mA$  (20-24V).

$I_{max}$	$E_{out}$	Z 1	R 12	R 13	C 1	C 2	$E_{trf}$
0,5 A	3 - 5 V	ZF 2,7	390 ohm	47 ohm	1000uF/35V	25uF/25V	11 V
0,5 A	5 - 7 V	ZF 4,7	390 ohm	47 ohm	1000uF/35V	25uF/25V	11 V
0,5 A	7 - V	1 N 708	820 ohm	220 ohm	1000uF/35V	25uF/25V	11 V
0,5 A	12 -15 V	1 N 711	820 ohm	390 ohm	1000uF/35V	25uF/25V	18,5V
0,35A	20 -24 V	1 N 711	680 ohm	1,5Kohm	1000uF/50V	10uF/50V	25 V

		MODULAR POWER SUPPLY TPS 8a and 8b		KONSTR.	
		Diagram		TEGN. 9/3-70 A1	
		DANICA ELEKTRONIK		GODK.	
				TEGNING NR.	
MÅLESTOK				68072/2	
MATERIALE					



RESISTANCE-BRIDGES, RGB401  
=====

RGB401 is a module equipped with 16 identical precision resistance-bridges and an integrated dc-reference-voltage regulator. Up to 8 RGB401 modules can be placed in chassis CHS403 together with one powersupply POW 410.

Applications:

RGB401:

Resistance-to-Voltage conversion where the transducer is a resistance (e.g. a Platinthermometer with 100 ohm/at 0 degree centigrade).

Connection is performed with 3 wires for cable resistance compensation.

Specifications:

RGB401:

Number of Inputs: 16

Resistance Value: 2 x 16Kohm, 0.02 per cent  
1 x 100 ohm, ± 0.1 per cent

Input Terminal Connection: 3-wire for cable resistance compensation

Output Voltage:  $E_{out} = \frac{10 R_{in}}{16000 + R_{in}} - \frac{1}{16.1}$

$$R_{in} = \frac{16000 \times (16.1 \times E_{out} + 1)}{160 - 16.1 \times E_{out}}$$

where  $R_{in}$  is the absolute value of the transmitter-resistance.

Output Voltage Range:

$E_{out} = 0 - 150$  mV, corresponding to transmitter-resistance values from about 100 ohms to 350 ohms.

$$R_{-100} = \frac{16.1 \times 16100 \times E_{out}}{160 - 16.1 \times E_{out}}$$

$$R_T = R_0 (1 + AT + BT^2)$$
$$A = 0.390784076 \cdot 10^{-2} \text{ grad}^{-1}$$
$$B = -0.57840840 \cdot 10^{-6} \text{ grad}^{-1}$$


Accuracy, using 3-wire  
Connection and with a Cable  
Resistance of less than 10  
ohms per wire: Better than 0.25 per cent of reading.

Supply Power: + 20 V dc, 30 mA

Ambient Air: Temperature: 0 - 45 degrees C  
Relative Humidity: 30 to 70 per cent

Dimensions: Height: 177 mm  
Width: 24 mm  
Depth: 450 mm

Weight: 0.5 kg



Brokredsløbet er designet for tilslutning med tre-lødning-princippet, hvilket medfører minimum målefejl hidrørende fra kabelmodstand.

80 S. S. A. 309 309 309

Unit:



Designed 231170HAO

Approved

Checked

Last Revision

PRINCIPDIAGRAM for  
MODSTANDBROER  
RBG401

Drawing No V21682

Drawn by

Checked


Sheets

Sheet



Replaces Dwg. No. 191170-554 191170-HRD  
 Replaces Dwg. No. 171170PAJ  
 Design by 15095PHAO  
 Drawn by 171170PAJ  
 Checked by 191170-554 191170-HRD  
 Replaced by Dwg. No.

+10V




R3G 401

R3G001

V12136

PCBA Circuit Diagram

SA912



2029X  
2029W  
2029x

Circuit b  
SA912 | 2030X  
| 2030W

2029Z  
2029Y  
2029y

Circuit c  
SA912 | 2030Z  
| 2030Y

2029b  
2029a  
2029z

Circuit d  
SA912 | 2030B  
| 2030AA

2029d  
2029c  
2029AA

Circuit e  
SA912 | 2030D  
| 2030CC

2029f  
2029e  
2029BB

Circuit f  
SA912 | 2030F  
| 2030EE

2029i  
2029h  
2029CC

Circuit g  
SA912 | 2030J  
| 2030H

2029l  
2029k  
2029DD

Circuit h  
SA912 | 2030L  
| 2030K

Replaces by Cons. No.

due to ECN

Replaces (w.g.) No.

Design Check

Drawn by









Designed by

Unit

RBG 401  
12137

RBG 002

150949HAO  
12170PAJ  
191170SS4  
191170HPO



150969HAO 171170PAJ 191170SSZ 191170HAB

RBG 401  
 V12138

PCBA Circuit Diagram

110000

BUSLINE CONVERTER, BCV401 AND CHASSIS, CHS401

The Busline Converter, BCV401 is an adapter between the RC 4000 Low-Speed Data Channel and the sub-buslines of the CHS404 chassis in which up to 16 plug-in terminal units for process input/outputs can be placed. Thus the BCV401 can be shared among 16 digital process I/O-terminal units.

Specifications:

BCV401:

Connection to RC 4000:	Low-Speed Data Channel (LDC)
Conversion of Busline Signals:	All control and data buslines are converted from LDC levels to sub-busline levels and vice versa.
Number of Converted Interrupt Signals (Levels):	Max. 2
Dimensions:	Height: 355 mm Width: 48 mm Depth: 450 mm
Supply Power:	+ 5 V $\pm$ 5 per cent, 1500 mA + 12 V $\pm$ 5 per cent, 200 mA - 6 V $\pm$ 5 per cent, 500 mA
Ambient Air:	Temperature: 0 to 45 degrees C Relative Humidity: 30 to 70 per cent
Weight:	1.4 kg

Specifications (cont'd):

CHS404:

Max. Number of Digital Process

I/O Modules (besides 1 BCV401): 16

Service Connector:

1 (at the rear of the chassis)

Dimensions:

Height: 355 mm

Width: 483 mm

Depth: 592 mm

Weight:

21.0 kg



SUBBUSLINE IN CHS 404, CONNECTED TO RC 4000 LOW SPEED BUS VIA BCV 401.

SIGNAL - AND SUPPLY POWER - ALLOCATION:


UPPER CONNECTOR, ULTRA CONTINENTAL, 6P55600 DD40 - 40				LOWER CONNECTOR, ULTRA CONTINENTAL, 6P55600 DD40 - 40			
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	SHIELD	A	SHIELD	1	0V	A	0V
2	SHIELD	B	SHIELD	2	IO CONN	B	IO CONN.
3	+5V SUPPLY	C	+5V SUPPLY	3	0V	C	0V
4	-6V SUPPLY	D	-6V SUPPLY	4	IO READY	D	IO READY
5	+12V SUPPLY	E	+12V SUPPLY	5	0V	E	0V
6	INTERCONN.	F	INTERCONN.	6	INTERRUPT A	F	INTERRUPT A
7	INTERCONN.	H	INTERCONN.	7	0V	H	0V
8	NOT USED	J	NOT USED	8	INTERRUPT B	J	INTERRUPT B
9	0V	K	0V	9	0V	K	0V
10	IO BUS (0)	L	IO BUS (0)	10	IO BUS (12)	L	IO BUS (12)
11	0V	M	0V	11	0V	M	0V
12	IO BUS (1)	N	IO BUS (1)	12	IO BUS (13)	N	IO BUS (13)
13	0V	P	0V	13	0V	P	0V
14	IO BUS (2)	R	IO BUS (2)	14	IO BUS (14)	R	IO BUS (14)
15	0V	S	0V	15	0V	S	0V
16	IO BUS (3)	T	IO BUS (3)	16	IO BUS (15)	T	IO BUS (15)
17	0V	U	0V	17	0V	U	0V
18	IO BUS (4)	V	IO BUS (4)	18	IO BUS (16)	V	IO BUS (16)
19	0V	W	0V	19	0V	W	0V
20	IO BUS (5)	X	IO BUS (5)	20	IO BUS (17)	X	IO BUS (17)
21	0V	Y	0V	21	0V	Y	0V
22	IO BUS (6)	Z	IO BUS (6)	22	IO BUS (18)	Z	IO BUS (18)
23	0V	AA	0V	23	0V	AA	0V
24	IO BUS (7)	AB	IO BUS (7)	24	IO BUS (19)	AB	IO BUS (19)
25	0V	AC	0V	25	0V	AC	0V
26	IO BUS (8)	AD	IO BUS (8)	26	IO BUS (20)	AD	IO BUS (20)
27	0V	AE	0V	27	0V	AE	0V
28	IO BUS (9)	AF	IO BUS (9)	28	IO BUS (21)	AF	IO BUS (21)
29	0V	AH	0V	29	0V	AH	0V
30	IO BUS (10)	AJ	IO BUS (10)	30	IO BUS (22)	AJ	IO BUS (22)
31	0V	AK	0V	31	0V	AK	0V
32	IO BUS (11)	AL	IO BUS (11)	32	IO BUS (23)	AL	IO BUS (23)
33	0V	AM	0V	33	NOT USED	AM	NOT USED
34	IO ENABLE	AN	IO ENABLE	34	INTERCONN.	AN	INTERCONN.
35	0V	AP	0V	35	INTERCONN.	AP	INTERCONN.
36	IO ADDRESS	AR	IO ADDRESS	36	+12V SUPPLY	AR	+12V SUPPLY
37	0V	AS	0V	37	-6V SUPPLY	AS	-6V SUPPLY
38	IO ACTIVATE	AT	IO ACTIVATE	38	+5V SUPPLY	AT	+5V SUPPLY
39	0V	AU	0V	39	SHIELD	AU	SHIELD
40	IO TRANSFER	AV	IO TRANSFER	40	SHIELD	AV	SHIELD

RCSL - 51:VB 854 APRIL 1970 /MTP

NOTE: ALL LOGIC SIGNALS ARE IN LOW REPRESENTATION.

Device no and interrupt plug for process input/output units in CHS404, connected to RC4000 low speed bus via BCV401.

RC0930 FOR ELCO CONNECTOR  
3P56640DD22-22 ZE



RIVET ALLOCATION: FOR INTERRUPTS: "1"-Position for Selected Interrupt  
"0"-Position for not Selected Interrupts

FOR DEVICE ADDR: "1"-Position for effective Binary Figure  
"0"-Position for non effective Binary Figure

(EXAMPLE: Device Address 87 gives rivets in J-8, K-9, N-12, P-13, T-16, U-17, W-19, Y-21, as  $87 = 0 \times 128 + 1 \times 64 + 0 \times 32 + 1 \times 16 + 0 \times 8 + 1 \times 4 + 1 \times 2 + 1 \times 1$   
Interrupt B selected gives Rivets in A-1, C-3, F-6)

RCSL: 51 - VB880 Maj 1970 / VTP


I/O DEVICE ADDRESS PLUG FOR: \_\_\_\_\_

RC4000 INSTALATION: \_\_\_\_\_

+5V


-6V

0V



+5V

0V









Gate B 006  
Gate A 006

+5V


-6V

0V



+12V

0V



Gate B 006  
Gate A 006

BCV401

BUS(6:11)

3CV002







V12065

PCBA Circuit Diagram

+5V


-6V

0V



0V

-6V



Gate B 006  
Gate A 006

BCV401

BUS(12:17)

BCV003


V12066

PCBA Circuit Diagram

+5V

-6V

0V



006 - 22 out  
006 - 23 out

Gate B 006  
Gate A 006



BCV401


BUS(18:23)

BCV004

V12067

PCBA Circuit Diagram







BCV401  
 VI2069

Control Circuit  
 PCBA Circuit Diagram

BCV006





DIGITAL SENSE TERMINALS, DST401 THRU 404

Digital Sense Terminals, DST401 thru 404, are 24-bit, unbuffered digital input units for RC 4000.

These are placed in chassis CHS404 and are connected to the Low-Speed Data Channel via Busline Converter, BCV401.

Data transfer to the W-register takes place by means of a Sense-command as determined by the process program in progress.

If input changes during execution of the Sense-command the data bit in question may be invalid.

Application:

Alarm contact-sensing in industrial process control.

Specifications:

DST401/402:

Selection:

I/O instruction with predetermined device address

Number of Digital Inputs:

24

Type of Input:

2-wire, contact-closure per input.

For DST401: closed contact = 1

For DST402: open contact = 1

(referred to W-register)

Max. Cable Resistance:

(Closed Contact)

250 ohms per pair

Min. Cable Resistance:

(Open Contact)

50 Kohm per pair

Max. Contact Load:

18 V, 6 mA

Type of Contact:

Floating

Dimensions:

Height: 355 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power:

+ 5 V  $\pm$  5 per cent, 1300 mA  
+ 12 V  $\pm$  5 per cent, 110 mA  
- 6 V  $\pm$  5 per cent, 270 mA

Ambient Air:

Temperature: 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent

Weight:

1.2 kg

DST403/404:

Selection:

I/O instruction with predetermined device address

Number of Digital Inputs:

24

Type of Input:

2-wire current input from external source.  
For DST403: 40 mA = 1  
For DST404: no current = 1  
(referred to W-register)

Input Signal, nominal:

40 mA  $\pm$  10 per cent / 0 mA at max. 1.4 V

Input Signal, max.:

50 mA at max. 1.4 V

Input Circuits:

Ga-As light-emitting diodes + phototransistors ensuring galvanic isolation

Dimensions:

Height: 355 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power:

+ 5 V  $\pm$  5 per cent, 1300 mA  
+ 12 V  $\pm$  5 per cent, 110 mA  
- 6 V  $\pm$  5 per cent, 270 mA

Ambient Air:

Temperature: 0 to 45 degrees C

Relative Humidity: 30 to 70 per cent

Weight:

1.2 kg

RCSL: 51-VB488

Author: V. Toft Pedersen

Edited: July 1969

RC 4000 PERIPHERAL DEVICES

DST401, 402, 403 AND 404 DIGITAL SENSE TERMINAL

PRELIMINARY SPECIFICATIONS

ABSTRACT:

This report describes the logic structure of the Digital Sense Terminal, DST401, 402, 403 and 404, when used in connection with the RC 4000 Computer.

A/S REGNECENTRALEN

Falkoneralle 1

Copenhagen F.

Main Characteristics:

The Digital Sense Terminal is designed for collection of 24 static digital inputs from e.g. an industrial process.

The Digital Sense Terminal does not include a buffer register, which means that only a momentary value of the input setting can be transferred.

The Digital Sense Terminal is connected to the RC 4000 via the Low-Speed Data Channel and is addressed as a normal device.


Commands:

The momentary value of the 24 inputs can be transferred to the selected working register by a Sense command.

Modifications of the Sense command will be ignored as well as the commands Read, Write and Control.

Interrupt:

The Digital Sense Terminal will not generate any interrupt signals.












200569LPH 29107 JSSL 02/17/70 IR / P 11700 d. Pct.

DST401

(BUS00-08)

V12100

PCBA Circuit Diagram



200569LPH 29107 JSSL 02/17/70 RS 18117000 Rev 1

DST401


(BUS00-08)

VC12100


PCBA Circuit Diagram

-, CLOCK C





0V



-6V

DST401



(BUS09-12)

DST002

V1210i

PCBA Circuit Diagram

003



DST401  
V12101

(BUS09-12)

PCBA Circuit Diagram

DST002

ELCO con.


kreds/ben


Lus con =  
PCB no.

Receiver

output  
ben






A	rood	invt	3/3	1	A1/1	6
B	blau	uvald.				
C	rood					
D	blau		3/6	2	A1/2	8
E	rood					
F	blau		3/8	3	A3/1	6
H	rood					
J	blau		3/11	4	A3/2	8
K	rood					
L	blau		2/3	5	A5/1	6
M	rood					
N	blau		2/6	6	A5/2	8
P	rood					
R	blau		2/8	7	A6/1	6
S	rood					
T	blau		2/11	8	A6/2	8
U	rood		1/3	9	A7/1	6
V	blau					
W	rood					
X	blau		1/6	10	A7/2	8
Y	rood					
Z	blau		1/8	11	A8/1	6
a	rood					
b	blau		1/11	12	A8/2	8






+5V  
-6V

0V  
-12V



+5V

0V



DST401


(BUS13-17)

DST005


V12104

PCBA Circuit Diagram


006




Circuit fb SA903




Circuit ec SA90E




Circuit dd SA908




Circuit ee SA908




Circuit ff SA909



Circuit gg SA909





- CLOCK C



100271-352 260371 ~ Rev. V12708  
 020271PAJ  
 200569LPH






DST 403 (BUS08-12) DST002


1002771552 260371 LPH


020271PAJ

200569LPH



200569LPH 020271PAJ 100271452 260391d Pol






V12710

1002715SL 260371 27D V12460

020271PAJ 200569LPH

+5V

0V




DST 403

(BUS13-17)


DST005




V12658

PCBA Circuit Diagram



V12711  
 V12461  
 .100-271535L 260371-2 PDL  
 200569LPH 020271PAJ





Printpladens loddesside er vist på tegning.

090172 HOLEM

031271 FLC

INTERRUPT EXPANDER IXP401 THRU 404  
=====

Interrupt expander IXP401 thru 404 are 24-channel buffered digital input units which are equipped with a logical output to be connected either to one of the interrupt-level inputs of RC 4000 or to one of the inputs of Interrupt Expander IXP406.

The interrupt-output change states if an input pulse is applied to one or more of the 24 inputs.

All interrupt expander types can be placed in chassis CHS404 and are connected to the Low-Speed Data Channel via Busline Converter BCV401. Similar to the PIT401 thru 404 data transfer of the contents of the 24-bit buffer register to the W-register takes place by means of a Sense command as determined by the program in progress (e.g. an interrupt response program).

When a transfer has been executed the buffer register and the interrupt-output as well is cleared.

Application:

High priority alarm contact input,  
keyboard input, or low-speed counting  
in industrial process control.

Specifications:

IXP401/402:

Selection:

I/O instruction with predetermined device address

Number of Inputs:

24

Type of Input:

2-wire contactclosure per input

For IXP401: closed contact = 1

For IXP402: open contact = 1

(referred to W-register)

Max. Cable Resistance  
(closed contact): 250 ohm per pair

Min. Cable Resistance  
(open contact): 50 Kohm per pair

Max. Contact Load: 18 V, 5 mA

Type of Contact: Floating

Minimum Pulse Duration: 20 ms (open contact)  
10 ms (closed contact)

Number of Outputs: 1 interrupt output

Type of Output (Interrupt): TTL logic levels

Dimensions: Height: 355 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power: + 5 V  $\pm$  5 per cent, 1300 mA  
+12 V  $\pm$  5 per cent, 110 mA  
- 6 V  $\pm$  5 per cent, 270 mA

Ambient Air: Temperature: 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent

Weight: 1.2 kg

IXP403/404:

Selection: I/O instruction with predetermined device address

Number of Inputs: 24



Type of Input: 2-wire current input from external source,  
For IXP403: 40 mA = 1  
For IXP404: no current = 1  
(referred to W-register)

Input Signal, nominal: 40 mA  $\pm$  10 per cent / 0 mA at max. 1.4 V

Input Signal, max.: 50 mA at max. 1.4 V

Input Circuits: Ga-As light-emitting  
diodes + phototransistor ensuring galvanic  
isolation

Minimum Input Pulse Duration: 25 us (between 90 per cent points)

Minimum Input Pulse Spacing: 35 us (between 10 per cent points)

Number of Outputs: 1 interrupt output

Type of Output (Interrupt): TTL logic levels

Dimensions: Height: 355 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power: + 5 V  $\pm$  5 per cent, 1300 mA  
+12 V  $\pm$  5 per cent, 110 mA  
- 6 V  $\pm$  5 per cent, 270 mA

Ambient Air: Temperature: 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent

Weight: 1.2 kg

RCSL: 51-VB461

Author: M. Strange

Edited: July 1969

RC 4000 PERIPHERAL DEVICES

IXP401, 402, 403 AND 404 INTERRUPT EXPANDER

PRELIMINARY SPECIFICATIONS

ABSTRACT:

This report describes the logic structure of the Interrupt Expander IXP401, 402, 403 and 404, when used in connection with the RC 4000 Computer.

A/S REGNECENTRALEN

Falkoneralle 1

Copenhagen F.

Main Characteristics:

The Interrupt Expander is designed to attach 24 external interrupt signals to a single interrupt level, i. e. a single bit of the interrupt register (IR), of the RC 4000.

The Interrupt Expander includes a 24 bits buffer for collection of 24 interrupt signals. If one or more of these signals change to 1 a single common interrupt signal will be generated to activate one of the interrupt levels of the RC 4000.


The Interrupt Expander is connected to the RC 4000 via the Low-Speed DATA Channel and is addressed as a normal device.

Commands:


The contents of the Interrupt Expander buffer register can be transferred to the selected working register by a Sense command. After this transfer the buffer register is cleared. Modifications of the Sense command will be ignored as well as the commands Read, Write and Control.

Interrupt:

The Interrupt Expander generates an interrupt signal when at least one bit of the buffer register contains of 1. Between 2 Sense commands only one interrupt signal is transferred to the interrupt register (IR) of the RC 4000, even if several external interrupt signals are collected in the buffer register.



+5V  
 +12V  
 0V  
 -6V  
 IXP401  
 V12081  
 (BUS 00-02)  
 PCBA Circuit Diagram  
 I) P001





IXP401  
V12082

(BUS 3-5)

PCBA Circuit Diagram


I KP002




IXP401  
V12083

(BUS 6-7)  
PCBA Circuit Diagram

XP003





+5V  
+12V  
0V  
-6V

IXP401

V12085


(BUS 10-12)

PCBA Circuit Diagram

XP005

CLOCK C  
CLOCK D  
CLOCK B  
CLOCK A










IXP401  
V12086


PCBA Circuit Diagram

IXP006



+5V  
+12V  
2052e 27  
2052f 28  
0V  
-6V

IXP401  
V12088




Circuit aa  
SA901

007

2052h 29  
2052i 30

(BUS 13-15)




Circuit bb  
SA901

007

2052k 31  
2052l 32


IXP008



Circuit cc  
SA901

007

CLOCK C 005  
CLOCK D 006  
CLOCK A 005




IXP401

(BUS 16-17)

IXP009

V12089


PCBA Circuit Diagram



IXP401  
V12090

(BUS 18-20)  
PCBA Circuit Diagram

IXP010




IXP401  
V12091

(BUS 21-23)  
PCBA Circuit Diagram

IXP011


200569LPH 250371SSL 130471 RWD 130491 RHC V126-3



EXP 403 (BU300-03) EXP 01

PCBA Circuit Diagram

200569LPH 250371SS1 1504977 AMAC 190491 ~ P.C. V12en19



17F 403

(BU503-05)


1XP002


V17211


PCBA Circuit Diagram

15V










200569LPH 201070SSL 021170JA *WIPD L.P.K.*



IXP403

V12653



PCBA Circuit Diagram

IXP006

011	- B22	1
001	- B1	2
001	- B2	3
002	- B3	4
009	- B17	5
009	- B15	6
011	- B21	11
001	- B0	12


002	- B5	1
002	- B4	2
003	- B7	3
003	- B6	4
004	- B8	5
004	- B9	6
010	- B20	11
011	- B23	12

005	- B11	1
005	- B10	2
008	- B13	3
005	- B12	4
008	- B14	5
008	- B15	6
010	- B18	11
010	- B19	12



200562LPH 201070SSL 024170 IA 111190 L PPH

200569LPH 250371SSL 430471 AMZC 430471 L92L V12655




1XP403

(BUS13-15)

1XP008

V12915


PCBA Circuit Diagram



(BUS16-17)

PCBA Circuit Diagram

200569LPH 250371SSL 130971 A408C 130991 591C V1260/



EXP403

(BUS18-20)


EXP010

V12917

PCBA Circuit Diagram



200569LPH 250371SSL 250491CPC. V1'6.83



(BUS21-23)

PCBA Circuit Diagram

IXP403

12718

IXP011

INTERRUPT EXPANDER IXP406

Interrupt expander IXP406 is a 24-channel buffered digital input unit with 24 separate input connectors. It is equipped with a logical output to be connected either to one of the interrupt-level inputs of RC 4000 or via a separate output connector to an input of another Interrupt Expander, IXP406. IXP406 can be placed in chassis CHS404 and is connected to the Low-Speed Data Channel via Busline Converter, BCV401. The interrupt-output changes state first time a logical one is applied to one of the inputs of a cleared IXP406.

This input pulse and possible following input pulses will be stored in the buffer register.

Data transfer of the contents of the 24-bit buffer register to the W-register takes place by means of a Sense command as determined by the program in progress (e.g. an interrupt response program).

When a transfer has been executed the buffer register and the interrupt-output as well is cleared.

Application:

Selective interconnection of interrupt signals from an unlimited number of RC 4000 Input/Output modules (e.g. IXP401-404, SPT401 etc.)

Specifications:

## Selection:

I/O instruction with predetermined device address

## Number of Inputs:

24, one connector per input.

## Type of Input:

TTL logic levels, with individual return wire.

Input Cable Resistance: max. 2 ohms.

Input Cable Distance: max. 5 meters.

Type of Cable: Twisted pair with shield, characteristic impedance: 100 ohms.

Number of Outputs: 1 interrupt output

Type of Output (Interrupt): TTL logic levels

Dimensions: Height: 355 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power: + 5 V  $\pm$  5 per cent, 2000 mA  
- 6 V  $\pm$  5 per cent, 150 mA

Ambient Air: Temperature: 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent

Weight: 1.2 kg.

20-10-1972

Interrupt liste IXP406

device no.: 41

interrupt level: 16

Bit	signalgiver	device no.
00	IXP403	42
01	BCTIXP	73
02	(faic0)	(142)
03	(aoc1)	(140)
04	(aoc2)	(141)
05	(aocb)	(11)
06	SPTIXP	37
07	(sct20)	(143)
08	(ikt)	(144)
09	(aict)	(145)
10	(ppuls1)	(24)
11	(ppuls2)	(25)
12	(ppuls3)	(26)
13	(ppuls4)	(27)
14		
15		
16		
17		
18		
19		
20		
21		
22		

RCSL: 51-VB883

Author: P. E. Pedersen

Edited: May 1970

RC 4000 PERIPHERAL DEVICES

IXP 406 INTERRUPT EXPANDER

Preliminary Specifications

---

ABSTRACT: This report describes the logic structure of the Interrupt Expander IXP 406 when used in connection with the RC 4000 Computer.

A/S REGNECENTRALEN  
Falkoneralle 1  
DK 2000 Copenhagen F

## 1. MAIN CHARACTERISTICS

---

The Interrupt Expander is designed to attach 24 external interrupt signals to a single interrupt level, i.e. a single bit of the interrupt register (IR), of the RC 4000.

The Interrupt Expander includes a 24-bit buffer for collection of 24 interrupt signals. The first of these signals that changes to 1 will cause the IXP 405 to generate a single common interrupt signal.

Changing to 1 for any other of these signals will not generate new interrupt signals to the RC 4000, but will be registered as logical ones in the buffer register. The contents of the buffer register can be transferred to the RC 4000 by means of a sense command.

The Interrupt Expander is connected to the RC 4000 via the Low-Speed Data Channel and is addressed as a normal device.

## 2. COMMANDS

---


The contents of the Interrupt Expander buffer register can be transferred to the selected working register by a Sense command. After this transfer the buffer register is cleared. Modifications of the Sense command will be ignored as well as the commands Read, Write and Control.

## 3. INTERRUPT

---

Between two sense commands, the first of the external interrupt signals that goes to logical one will let the IXP 405 generate an interrupt signal to the RC 4000.

The following external interrupt signals will not cause new interrupt signals to the RC 4000, but will be registered in the buffer register as logical ones.



IXP406


(BUS00-04)

IXP001

V12114

PCBA Circuit Diagram

X2.002



IXP406


(BUS05-09)

IXP002


V12115

PCBA Circuit Diagram






X3 004




- B22	1
- B1	2
- B2	3
- B3	4
- B17	5
- B16	6
- B21	11
- B0	12

- B5	1
- B4	2
- B7	3
- B6	4
- B8	5
- B9	6
- B20	11
- B23	12

- B11	1
- B10	2
- B13	3
- B12	4
- B14	5
- B15	6
- B18	11
- B19	12









IXP006  
V12125

Address Decoding and Control Circuits  
PCBA Circuit Diagram

IXP006







DIGITAL OUTPUT TERMINALS, DOT401 THRU 404

Digital Output Terminals, DOT401 thru 404, are 24-bit, buffered digital output units for RC 4000.

These are placed in chassis CHS404 and are connected to the Low-Speed Data Channel via Busline Converter, BCV401.

Data are transferred from the W-register to the buffer register of an Digital Output Terminal by means of a Write command as determined by the process program in progress.

The Digital Output Terminals are equipped with various types of output circuitries controlled by the buffer register outputs as given by the specifications.

DOT402 and 404 are not ready during the output pulse and a predetermined time after the end of the pulse. For these two versions an interrupt-signal will be generated when the device becomes ready. The timing circuitries are common for all 24 bits.

Application:

Relay or alarm-lamp driving in industrial process control.

Specifications:

DOT401 thru 404:

Selection:

I/O instruction with predetermined device address.

Number of Outputs:

24

Type of Outputs for a 1 transferred from W-register:

DOT401: 2-wire, static voltage output for floating loads, 12 V (other voltages optional), max. 4.8A totally per 24 bits.



Type of Outputs for a 1  
transferred from W-register  
(cont'd):

DOT402: 2-wire, single pulse voltage out-  
put for floating loads, 12 V ( o-  
ther voltages optional) max. 4.8A  
totally per 24 bits.

DOT403: 2-wire, static contact closure out-  
put for non-floating loads.

DOT404: 2-wire, single pulse contact closure  
output for non-floating loads.

Contact Specifications:

Type:

Isolated transistor switch

Ratings:

Max. Current, dc:	0.5 A
Max. Current, peak:	1.0 A
Max. nom. lamp current (no preheating):	0.15 A
Abs. max. supply voltage:	60 V DC
Max. common mode voltage (403 and 404 only):	250 V RMS
Max. load inductance switched at max. current:	4 Hy
Max. repetition frequency at max. inductance and max. current:	1 Hz
Max. repetition frequency at max. current and non-inductive load:	100 Hz

Characteristics:

On voltage drop at 0.5 A: 0.4 V max.  
Turn-on time: 0.02 ms typ.  
Turn-off time: 1.0 ms typ.  
Pulse duration (402 and 404 only): 1 - 1000 ms  
Wait time (402 and 404 only): 1 - 1000 ms

Dimensions: Height: 355 mm  
Width: 24 mm  
Depth: 450 mm

Supply Power: + 5 V  $\pm$  5 per cent, 1.3 A  
+ 12 V  $\pm$  5 per cent, 1.0 A  
- 6 V  $\pm$  5 per cent, 250 mA  
+ 12 V  $\pm$  5 per cent, (DOT<sup>401</sup> and 402 only),  
4.8 A (other voltages  
optional)

Ambient Air: Temperature 0 to 45 degrees C  
Relative Humidity: 30 to 70 per cent

Weight: 1.2 kg

RCSL: 51-VR489

Author: V. Toft Pedersen

Edited: July 1969

RC 4000 PERIPHERAL DEVICES

DOT401, 402, 403 AND 404 DIGITAL OUTPUT TERMINAL

PRELIMINARY SPECIFICATIONS

ABSTRACT:

This report describes the logic structure of the Digital Output Terminal DOT401, 402, 403 and 404, when used in connection with the RC 4000 Computer.

A/S REGNECENTRALEN  
Falkoneralle 1  
Copenhagen F.

Main Characteristics:

The Digital Output Terminal is designed to apply 24 digital signals to external equipment e.g. actuators, lamps etc. in industrial process control.

The Digital Output Terminal includes a 24 bits buffer register which controls 24 output amplifiers.

For DOT401 and DOT403 the state of the output amplifiers is steady and equal to the actual states of buffer register elements. Updating of the buffer register can take place at any time as determined by the process program in progress as the device always will be in the ready state.

For DOT402 and DOT404 the state of the output amplifiers is equal to the actual states of the buffer register element in a limited time interval after an updating of the buffer register has taken place. During this time interval the device is not ready. When this interval is terminated the device will go to the ready state and all the output amplifiers will go to the 0-state.

The time interval can be selected within the range of 1 ms thru 1000 ms.

Commands:


The contents of the selected working register can be transferred to the Digital Output Terminal by a Write command.


Modifications of the Write command will be ignored as well as the commands Sense, Read and Control.


Interrupt:

The Digital Output Terminal versions DOT402 and DOT404 will generate an interrupt signal when the device becomes ready.


The versions DOT401 and DOT403 will not generate any interrupt signals.








Modificeret pr 15-5-73. HAUJ. pr. 29/8-73 PEHH







DOT 403 M


(BUS04-07)


DOT005

V12531

PCBA Circuit Diagram

Modificeret 15-5-73:HAU.





se følgende side

DOT403M


(BUS08-11)

DOT006

V12532

PCBA Circuit Diagram

Modificeret 30/8-93 PEN  
 Modificeret 15-5-73 HAL




DOT 403

(BUS00-03)

DOT004

V12530


PCBA Circuit Diagram



DOT 403  
V12531

(BUS04-07)  
PCBA Circuit Diagram

DOT005




DOT 403

(BUS08-11)

DOT006

V12532


PCBA Circuit Diagram



DOT 403  
V12533

(BUS12-15)  
PCBA Circuit Diagram

DOT007



DOT 403


(BUS16-19)

DOT008

V12534

PCBA Circuit Diagram







DOT 403

(BUS20-23)

DOT009



Som for BUS 12. For detaljer se følgende diagram.



Som for BUS 12. For detaljer se følgende diagram.

DOT 403

V12534

(BUS16-19)


PCBA Circuit Diagram

DOT008

DOT 403


V12535

Som for BUS 12. For detaljer se følgende diagram.



008 X3


BUS21



(BUS20-23)

002 CLOCK B

BUS22



002 AD22





001 RESET


BUS23




AD23

DOT009







2052 PCB

## SET-POINT TERMINAL SPT 401

## 1. MAIN CHARACTERISTICS

Terminal Unit SPT 401 is a digital input/output terminal with 24-bit digital inputs and 16-bit buffered digital outputs. Inputs and outputs are of the floating type to ensure insulation from the power supply system in the computer. SPT 401 is to be placed in chassis CHS 404 and connected to the low-speed data channel via busline converter BCV 401. Data from the terminal can be transferred to the selected W-register by means of a sense command.

Data can be transferred from the W-register to the buffer register in SPT 401 by means of a write command. The width of all 16 output pulses is equal, and determined by a capacitor (C5 and C6 in parallel). The device is busy for a period determined by the choice of a capacitor (C1, C2, C3, and C4 in parallel).

## 2. APPLICATIONS

1. 24-bit digital input terminal for floating 12-volt inputs. Typical 11 mA per input, and/or
2. digital output terminal with 8 groups of 2 floating contacts for 12 volts, maximum 100 mA. (Maximum one contact per group can be on at the same time)
3. set-point controller for 8 set-point stations, each one supplied with up- and down pulses, and sensed for upper- or lower limit exceeded and local/remote status.

### 3. SPECIFICATIONS

---

Selection: Input/output instruction with predetermined device address.

Interrupt Output: Interrupt output to front panel and/or mother board, predetermined by wiring of the address selection plug-in board.

Busy: After accepting a write command, the device becomes not ready for a time determined by choice of capacitors. For C in microfarad, typical busy time is given as  
 $T_b = 20(C_1 + C_2 + C_3 + C_4) \text{mSec.}$   
(C<sub>1</sub>+C<sub>2</sub>) shall be equal to (C<sub>3</sub>+C<sub>4</sub>)  $\pm$ 40 per cent.

Inputs:

Number of Inputs: 24 bits (bit 0:23)

Type of Inputs: 2-wire, contact sensing for floating 12-volt supply. (Other voltages optional)  
Closed contact:= 1 transferred to the W-register.  
Open contact:= 0 transferred to the W-register.

Voltage Supply: 12-volt nominal  $\pm$ 20 per cent

Load Current: 11 mA nominal

Cable Resistance: Maximum 500 ohms (including contact resistance)

Common Mode: 500 volts common mode voltage between input circuits and logic ground acceptable.  
Capacity between input circuit and logic system is 3 pF/input.



Outputs:

Number of Outputs: 16 bits (bit 1:2,4:5,7:8,10:11,13:14,16:17,19:20,22:23)

Type of Outputs: 2-wire, single pulse contact-closure for floating loads, max. 12 volts (Other voltages optional)

Load Current: 100 mA maximum.

Bit Representation: For  $n = 1, 4, 7, 10, 13, 16, 19, 22$   
 $W(n, n+1) = 1.0$ : One single pulse at output terminal  $n$ .  
 $W(n, n+1) = 0.1$ : One single pulse at output terminal  $n+1$ .  
 $W(n, n+1) = 0.0$  or  $1.1$ : No pulses.

Pulse Length: Determined by capacitor. For  $C$  in microfarad, typical pulse length is given as  
 $T_p = 20(C_5 + C_6)$  mSec.  
 $(C_5 + C_6)$  shall be less than  $(C_1 + C_2 + C_3 + C_4)/2$ .  
Capacity between output circuit and logic system is 3 pF/output.

Common Mode: 500 volts common mode voltage between output circuits and electronic ground acceptable.

Stray Capacity: Total capacity between all input- and output circuits and the electronic system is about 130 pF.  
Stray capacity between input- or output circuits and environment is about 25 pF/circuit.

Power Supply:

5 volts	720 mA
12 volts	0-75 mA
-6 volts	200 mA
12 volts spec.	300 mA (e.g. external power supply)

Power Dissipation: 8.0 Watt

Dimensions:

Height:	355 mm
Width:	24 mm
Depth:	450 mm

Weight: 1.2 kg

RCSL: 51-VB909

Author: P.E. Pedersen

Edited: June 1970

Revision 16 May 1972

Anders Lindgaard

RC 4000 PERIPHERAL DEVICES

SPT 401 SET-POINT TERMINAL

~~Preliminary~~ Specifications

---

ABSTRACT: This report describes the logic structure of the Set-Point Terminal SPT 401 when used in connection with the RC 4000 Computer.

A/S REGNECENTRALEN

Falkoneralle 1

DK 2000 Copenhagen F

CONTENTS

---

Section	Page
1. MAIN CHARACTERISTICS .....	3
2. COMMANDS .....	3
2.1. Write Command .....	4
2.2. Sense Command .....	4

---

pp. : 1:5

## 1. MAIN CHARACTERISTICS

---

The set-point terminal, SPT 401, is connected to the low-speed data channel, and is designed to control up to 8 stepping-motor driven set-point stations. By means of a write command all 8 set-point stations can be activated simultaneously; but with individual step commands: All the set-point stations may individually be ordered either to step one step up, one step down, or to stay unchanged. When the activation interval is finished, an interrupt signal is generated.

Each set-point station is supplied with two limits, upper and lower limit inside which the set-point station may be controlled. ~~These limits are set by the control room operator.~~

Each set-point station is also supplied with <sup>a switch</sup> ~~two push-buttons~~, <sup>Manual/Remote</sup> ~~COMPUTER CONTROLLED~~, and ~~NOT COMPUTER CONTROLLED~~, by means of which the control room-operator can determine whether the set-point station should be controlled by the computer or manually.

The status of all set-point stations can be transferred to the computer. Status will indicate whether upper limit is exceeded, lower limit is exceeded, or the computer control is switched off.

## 2. COMMANDS


---

SPT 401 accepts sense and write commands. In the input/output instructions specifying these commands, the value of the modifier field, i.e. bits 18:21 in the effective address, is irrelevant.

Use of read- or control commands will not affect SPT 401.

2.1. Write Command.

When SPT 401 is ready, it will accept a write command. The set-point stations connected can in this way be stepped individually one step up, one step down, or neither up nor down. The contents of the working register selected by the input/output instruction is interpreted as follows:




- U: UP command. Set-point station moves one step up.
- D: DOWN command. Set-point station moves one step down.
- : not used.

Simultaneous UP- and DOWN commands for a certain set-point station will not move the set-point station.

After the initiation of a write command the set-point terminal is busy for approximately 100 msec. The set-point terminal gives an interrupt signal when it becomes ready.

2.2. Sense Command.

When ~~SPT 401 is ready~~, status word can be transferred to a working register by means of a sense command:



M: Manual Control.

The status bit indicates that the operator has switched off the computer control of the set-point station concerned. ~~UP- or DOWN commands have no influence on the set-point station.~~

U: Upper limit exceeded.

This status bit indicates that the set-point station concerned has passed the upper limit. ~~UP- or DOWN commands have no influence on the set-point station.~~


L: Lower limit exceeded.

This status bit indicates that the set-point station concerned has passed the lower limit. ~~UP or DOWN commands have no influence on the set-point station.~~

When upper or lower limit has been exceeded, the control room-operator must manually move the set-point to be within limits in order to bring the station back under computer control again.


*Der er forbeholdt en hardware-ændring, således at terminalen ikke er busy under en sense-command. Se ændringen på side SPT-012.*

*J. Ornballe 16-5-72*




001 IC21-3 SPT Selected for Write  
 002 S28-13 I/O Transfer


SOC SPT012




- 002 IC43E11 SPT Busy
- 002 S26-4 I/O Address
- 001 IC23-11 Address N
- 005 IC34-2 -BUS(17)
- 005 IC34-9 BUS(17)
- 005 IC34-10 -BUS(16)
- 005 IC34-1 BUS(16)
- 005 IC26-10 BUS(15)
- 005 IC32-2 -BUS(14)
- 005 IC32-9 BUS(14)
- 005 IC32-10 -BUS(13)
- 005 IC32-1 BUS(13)
- 005 IC25-4 BUS(12)
- 004 IC16-2 -BUS(11)
- 004 IC16-9 BUS(11)
- 004 IC16-10 -BUS(10)
- 004 IC16-1 BUS(10)
- 002 IC42-1 -Interrupt
- 002 IC43E11 SPT Busy
- 001 IC23-11 Address N
- 006 IC38-1 BUS(22)
- 006 IC38-9 BUS(23)
- 002 S27-10 I/O Activate
- 002 S25-1 I/O Enable
- 001 IC23-11 Address N
- 006 IC38-10 -BUS(22)
- 006 IC38-2 -BUS(23)
- 002 S27-10 I/O Activate
- 002 S25-1 I/O Enable











002 S28-13 I/O Transfer  
 001 IC21-11 SPT Selected for Sense 13  
 002 IC40-1 - Transfer Write  
 002 IC40B6 Time A






Tr: Toroid Transformer.

Core: Miniwatt, 9 x 6 x 3, blue, 4322 020 36670.

Windings: Prim. 1-2: 5 Wdg. 26 AWG 600V Iravin Type A2030.

Windings: Sec 3-4: 10Wdg. 0,3 mm solderable Dätwyler Type Fewil L 3,2.





Tr: Toroid Transformer.

Core: Miniwatt, 9 x 6 x 3, blue, 4322 020 36670.


Windings: Prim. 1-2: 5 wdg. 26 AWG Iravin Type A2030.

Windings: Sec. 3-4: 10 wdg. 0,3mm solderable Dätwyler Type Fewil L3,2.










2054

2055

2056

Forbindelsen mellem IC 43-11 (SPT-busy) og IC 24-3 (SPT-reads) shores  
 op, og følgende sættes imellem:



Potterboll  
 16-5-92

210-1ds

CT  
SPECIFIKARION AOC401

### ANALOG OUTPUT CONVERTER AND CONTROLLER, AOC401

=====

The Analog Output Converter and Controller, AOC401, forms the connection between the low-speed data channel of the RC 4000 and the analog process to be controlled. In order to do this the following functions are performed:

- ~~Transmitting~~ <sup>Receiving</sup> and buffering of data <sup>from</sup> ~~to~~ the low-speed data channel via the bus converter.
- Digital to analog conversion
- Galvanic separation to RC 4000.

#### 1. SPECIFICATIONS

-----

AOC401:

Number of D/A Converters per

Module: 2

Voltage Output:

Voltage range	$\pm 10$ V
Output impedance	$< 1$ ohm
Max. output current	$\pm 5$ mA
Accuracy at 25 degrees C	$\pm 0.05$ per cent
Drift	$\pm 50$ ppm/degrees C f.s.

Max. Conversion Time: 15  $\mu$ sec.

Power Supply Requirements:

The AOC can be supplied either from RC 4000 or from the process under control.

+24 V	±5 per cent	0.2 amp.
+5 V	±5 per cent	2 amp.
-24 V	±5 per cent	0.2 amp.
Power		app. 20 watt

Ambient Air:

Temperature:	0 to 45 degrees C
Relative Humidity:	30 to 70 per cent

Dimensions:

Height:	355 mm
Width:	24 mm
Depth:	450 mm

Weight:	1.5 kg
---------	--------

Connection to RC 4000:	Low-speed data channel via bus converter (I/O instruction with predetermined device address).
------------------------	---

I/O Commands:	Write: Two bytes data.
---------------	------------------------

Format of Write Information  
(One Write Command):

1. One byte data transferred from selected w register bits 0-11. Zero is the most significant bit.
2. One byte data transferred from selected w register bits 12-23. Twelve is the most significant bit.

Best buy Data transfer controller  
has buy out

2 plate 1 p/f/500 ind. type

2 plate 200 parallel port to 200 & 170 supply type

2 plate 200 parallel port to 200 & 170 supply type  
(has buy out)

has 100 & 170 parallel port to 200 & 170 supply type

AOC 401

End of line

Complade bentilt d 10/7 71  
fil levering d 9/8 71

statnumre 2059 Zopol Ecco hit 0-11

2060 - - - - - 12-23

Sagnum 31025

O: out put  
B: 0V

S: 424V  
T: -24V  
U: 0V  
V: 0V  
W: X

Inter connection AOC 401

PCBA → Front panel.

upper circuit:

20 pole Elco.

A: output      B: analog ground

S: +24V      T: -24V.

U-V: 0V

lower circuit:

20 pole Elco.










A: output      B: analog ground.

S: +24V      T: -24V

U-V: 0V


MFL.

24-8-71



Dwg. No.	due to ECN	Replaced by Dwg. No.
----------	------------	----------------------





04 - Design Drawn by [unclear]  
 05 - Data Converter Route


(BAS 0-11)

AOC 1


Unit AOC 401  
 Dwg. No.

Replaces	Design Check	Dwg. Office Check	Designed by 4FK	21-4-71
----------	--------------	-------------------	-----------------	---------

AST  
+5V



Dwg. No.	due to ECN	Replaced by Dwg. No.
----------	------------	----------------------



05 Data Transistor

07 Reset Data Transistor


19

(BUS 12-23)


Unit  
AOC 401  
Dwg. No.

AOC 2

Designed by: <i>MLF</i>	Drawn by:	Dwg. Office Check	Design Check	Replicas
21-4-71				
A/S RECENTRALEN				



Eng. No. \_\_\_\_\_  
 due to ECN \_\_\_\_\_  
 Replaced by Dwg. No. \_\_\_\_\_



AOC 3

Galvanic separation.

Unit AOC 401

Dwg. No.

6-8  
MCT2  
E.C.B.  
E.C.B.

A/S REGNENCENTRALEN


Designed by MFL  
21-4-71


Drawn by

Dwg. Office Check

Design Check

Replaces D





ADC 401

Galvanic separation

Unit ADC 401  
 Des. No.

~~190669FBP~~  
 4FL  
 21-4-71

171170SSL


191170SSL 231170FBP

V12135

A0C 401  
 D0T 401

ADDRESS DECODING, READY, CONNECTED AND INTERRUPT GENERATOR

PCBA Circuit Diagram





0V


A0C.5  
 D0T002











Aug 6  
DOT003

RECEIVERS FOR I/O BUS CONTROL SIGNALS


PCBA Circuit Diagram

Aug 1981  
DOT 401

~~V12138~~

4FL  
21-4-77

~~180669F8P~~ ~~171170SSL~~ ~~191170SSL~~ ~~291170 FCP~~



Dwg. No.	due to ECN	Replaced by Dwg. No.
----------	------------	----------------------

Replaces	Design Check	Dwg. Office Check	Drawn by	Designed by <i>NFL</i>
----------	--------------	-------------------	----------	------------------------

21-11-71

A/S REGNENCENTRALEN

Unit  
*JOC401*

Dwg. No.

*Power start up circuit.*



*AOC 7*


*X*

Circuit A

~~15V~~ +17V

+10V





A0C401

Analogy switches - A



V12632

PCBA Circuit Diagram


A0C8

~~RC00271~~  
~~RC00281~~  
~~RC00291~~  
 P.1 of 5

250  $\mu$ A = 50mV







UFL.  
21-4-71  
1212691E1  
220371A1  
22-1012  
2-4-71 UFL

AOC 401  
PCBA


Analog switches - A

~~RC0997-1~~  
~~RC0938-1~~  
~~RC0939-1~~  
p. 2 of 5


AOC 9

PCBA Circuit Diagram

V12633



4FL  
21-4-71  
121269JEL 220371A1 0204702 2-4-71 WFL



Analog switches - A

~~RGCM400~~  
AOC 401  
~~442634~~

PCBA Circuit Diagram

AOC 10

~~RC0997-1~~  
~~RC0999-1~~  
~~RC0998-1~~  
p. 3 of 5

~~121269UFL 220371AL 030471AL 2-4-71 4FL~~


21-4-71  
4FL

A0C401  
~~ACTM100~~

V12635

x5

~~X~~ +17V



output amplifier - A

PCBA Circuit Diagram

0V

~~X~~ V1-1

A0C11


PC023  
PC023  
PC023  
PC023


X

2mV

58mV

20mV







+24V  
+10V



A +10V  
 B -10V  
 C output  
 D +17V  
 E -17V

+24V  
+10V





POWER REQUIREMENTS	
+24V	PIN 3 100mA
<del>0V</del>	<del>PIN 4 100mA</del>
0V	PIN 21
-24V	PIN 4 100mA
POWER DISSIPATION 5.5W	




<sup>17</sup>  
± ~~24~~ volt and ± 10 volt ref supply. -A

RC0937-1  
RC0938-1  
RC0939-1  
p. 5 of 5

PCBA Circuit Diagram

X

21-4-71  
WFL  
121269UFL 220371AL 080471X 204714PL







AOC12

RC0937-1  
RC0938-1  
RC0939-1  
p. 5 of 5


+17V  
+10V

Circuit A



h2-  
150k





AOC 401  
RELAY-400

Analog switches - B



AOC 13


REV 001  
AOC 000  
AOC 000

V12632

PCBA Circuit Diagram

X





Analog switches. - B3

A0C 401  
REL4400


A0C 14  
RC0937-1  
RC0938-1  
RC0939-1  
Page 2 of 5

PCBA Circuit Diagram


V42633

4k6  
21-4-81

X



4FL  
21-4-71  
1212690FL 220371AL 02043106 2-4-71 WFL



~~AG0987-1~~  
~~PC0938-1~~  
~~AG0929-1~~  
~~PC0915-1~~

AOC 15

Analog switches - B


PCBA Circuit Diagram

x3  
x4

AOC 401  
~~AGEM400~~

V1263A

X



~~5V - 17V~~

AOC

0V

Output amplifier. - B

PCBA Circuit Diagram

~~5V + 19V~~


AOC 401  
RCLM100


V12635

~~121269UFL 220371AL 02047/02 2-4-71 KFL~~


UFL  
21-4-71

~~REC0037-1~~  
~~REC0038-1~~  
~~REC0039-1~~  
p. 1 of 5





POWER REQUIREMENTS	
+24V	PIN 3 100mA
<del>5V</del>	<del>PIN 22 150mA</del>
0V	PIN 21
-24V	PIN 4 100mA
POWER DISSIPATION 5.5W	



17  
 $\pm 10V$  and end  $\pm 10V$  ref. supply. - B AOC  
 TTD40T

~~PC0927J~~  
~~PC0928J~~  
~~PC0929J~~  
 p. 5 of 5

PCBA Circuit Diagram


AOC 401  
~~PC111400~~

V12636

21-4-71  
 WFL

121269UFL 220371AL 220121AL 2-4-71 WFL





+17V

+24V  
0V

-17V  
-23.5V  
-24V

+24V  
+10V

+24V  
+10V



**SCANDINAVIAN INFORMATION PROCESSING SYSTEMS**

**HEADQUARTERS: FALKONER ALLÉ 1 . DK-2000 COPENHAGEN F . DENMARK  
TELEPHONE: (01) 105366 . TELEX: 6282 RCHQ DK . CABLES: REGNECENTRALEN**