

RC LOG LIST

UNIT TELETYPE/TELEX MODEL 100 NO 100

This LOG LIST contains information on modifications of the basic unit, due to Options, Engineering Change Notes, and Field Change Orders.

Do not forget to list all future modifications on this page.

OPTION ECN or FCO No.	DATE of Installation	SIGN	SHORT DESCRIPTION
<p>J1535-1536 ALL LOW SPEED BEN T FENDRET DE 96/112/100000</p>	<p>5.10.73</p>	<p>SP</p>	<p>Excluded from 100 and 100 for band ALL SO BAND FENDRET TLE 700 BAND</p>
<p>J1535-1536</p>	<p>21.1.74</p>	<p>SP</p>	<p>BAND FENDRET FRA 100 KIL 600 BAND</p>
<p>J1536-1536</p>	<p>29.12.74</p>	<p>CH</p>	<p>all low speed band to 100 KIL fra 100 kil 4000 band</p>
<p>J1536-1536</p>	<p>3.3.74</p>	<p>CH</p>	<p>all low speed band to 100 KIL and 100000 to 100000 band</p>

RC 4000 TMX

KABEL

DATA 100

ELCO-STIK

CANNON

X	hvid	1
A	blå	2
C	grøn	3
E } H } K }	brun	5, 6, 8, 20
B-	SORT	} 7
D-	SORT	
F-	SORT	

S] STRAP FOR
T] 300 BAUD

P] STRAP FOR
R] FULL DUPLEX

B, D og F skal være parsnøede med A, C og E

Cable name: RCMODEM

Cable wires: 6x2x06

Cable length: 10meter

Wire no.	Wire description	Start station	Signal description	Con. type	Pin type	End station	Signal description	Remarks
1-2	bl ^o /soct	RYO00	received data / gnd	A/B	Common 25 pdt	MODEM		
3-4	gr ^o n/soct		transmitted data / gnd	C/D				
5	brn		ready for sending	E	5			
7	gr ^o		data set ready	H	6			
9	orange		carrier detector	K	8			
11-12	bl ^o /brn		power ground	X/A	9			
	1 sticker changes: half duplex, clock # 3520			P#R, S#V	10#11, 1#4#20 9#11#4#20		sp. lit for v. sel., ts, pdt, nts, dtr. + sp. lit for v. sel., nts, dtr.	

OL 15-1-74

Cable name: **RCOLIVETTI**





Cable wires: **6x2x0.6**

Cable length: **10 meter.**

Wire no.	Wire description	Start station: RC4000	THX	End type:	Start type:	End type:	Signal description	Remarks.
1-2	bl ^o /sot	received data / gnd	A/B	C/D			Transmitted data/gnd	
34	gpn/sot	transmitted data/gnd	C/D	A/B			received data/gnd	
5	brun	ready for sending	E	M+S≠I≠U			ready for sending	
7	gr ^a	data set ready	H	N			data set ready	
9	orange	carrier detector	K	P			carrier detect.	
11-12	bl ^o /brud	power ground.	X/X	X/X			power ground	
	1 shield straps	half duplex ≠ gnd, clock ≠ 3500	P/R, S/V					


OL 15-1-74

RC4000




+4 → +25


-4 → -25



HP 2100



UNISCOPE





1/ HP never RTS
 modtager RFS
 sender sin meddelelse.
 sender RFS.

2/ Univac never RTS
 modtager RFS
~~sender~~
 nu skal DCD være klar på RC4000
 dvs Delay 1 < delay 2.

V-100

RC 4000




BLA⁰
(17-0) RECEIVE CLOCK

R/D
(15-5) TRANSMIT CLOCK

R/D 0

ledning for udvendig forbindelse af clock-generator



MH]
NN]

PP]
RR]

Spist Sætt

Med Sætt

grønt

to 4000

for 4000

conced

orange

with brown

lys blå

blå

hvid

lys brun

rød

lys rød

grå

sort

gult

videt

blå

gult

videt

grøn

brun

hvid


rød

grå

sort

orange

hvid/brun



panel front view



DATAMATICS

RCSL : 44-RT 606

Editor : Knud Sørensen

Edited : April 1973


TECHNICAL MANUAL FOR TMX 425
LOW/MEDIUM-SPEED TELEMULTIPLEXER.

Keywords: RC 4000, TMX 425 Telemultiplexer, Technical manual.

Abstract: This manual contains a complete set of technical papers for the RC 4000 telemultiplexer, TMX 425, RC 4124.

CONTENTS

Section	Description	Identification
1	General information	RCSL: 44-RT607
2	Functional description with block diagrams	RCSL: 44-RT608
3	Timing Charts	RCSL: 44-RT609
4	Logic diagrams.....	RCSL: 44-RT610
5	PCBA Location survey and wiring of plugs	RCSL: 44-RT611
6	Description of signals	RCSL: 44-RT612
7	Card specifications, Circuit diagrams and PCBA assembly drawings	RCSL: 44-RT613



RCSL : 44-RT 607
pp : 1:26
Editor : Knud Sørensen
Edited : June 1972

GENERAL INFORMATION
TMX 425
LOW/MEDIUM-SPEED TELEMULTIPLEXER

Keywords: RC 4000, TMX 425 teletypewriter, general information

Abstract: General information TMX 425 Low/Medium - Speed Teletypewriter.

CONTENTS

PAGE

Short description	2
Low speed terminal controller	3
Operational description	3
Operation	7
Signal specification	8
Installation	9
Medium speed terminal controller	10
General	10
Addressing	10
Operation	11
Receive mode	11
Transmit mode	13
Neutral mode	14
Timer circuits	15
Status	16
Signal specification	18
Installation	21
Maintenance	21
Appendix B	Dwg.no. A 21468
Appendix G	Dwg.no. A 21509
Appendix K	Dwg.no. R 20846
Appendix L	Dwg.no. R 20847

SHORT DESCRIPTION

The TMX425 Low/Medium Speed Telemultiplexer enables the connection of up to 16 Low - speed and 4 medium - speed terminal controllers to the Low - speed data channel of the RC4000 Computer. The Low - speed controllers can be individually set up for asynchronous transmission speeds of 50, 100, 110 and 200 bits/sec. The medium - speed controllers can be set up for asynchronous speeds of 600 and 1200 bits/sec. as well as synchronous speeds of up to 4800 bits/sec. Synchronous transmission requires receive and transmit clock pulses from the modem.

The system complies with the following standards where applicable :
CCITT Recommendations V3, 4, 22, 24 and 26; ISO Recommendation R646; and ISO Draft Recommendations 1732 and 1734.

LOW SPEED TERMINAL CONTROLLER

OPERATIONAL DESCRIPTION

General

The teletypewriter may be used in OFF-line status or ON-line status. In OFF-line status the teletypewriter may be operated without interfering with RC4000. In ON-line status RC4000 controls the communication with the terminal. A full duplex connection is mandatory, if the connection is established via modems.

The terminals are connected to the RC4000 low speed data channel via a controller/multiplexer, which will serve a maximum of 16 low-speed-terminals. It consists of one character register with associated control circuits per terminal to control transmission and reception of characters. Associated with these are the two Interrupt registers of max. 24 bits, which store the interrupts from input/output operations and operator interrupts respectively. Each of these operations is terminated by sending one of the interrupt signals to RC4000. The contents of the corresponding interrupt register is then sensed by a Sense Command to find the number of the terminals causing the interrupt. The interrupt register is cleared by the Sense Command.

Addressing

All terminals on a multiplexer have addresses in sequence. Calling the base address B the terminals are addressed as follows:

B: Interruptregister for input/output operations

B+1: Interruptregister for operator interrupts

B+2 to B+17: Low - Speed Terminals

B and B+1 respond to a Sense Command only.

Sense Command

The terminals respond to one modification of the Sense Command.

Modification 0: Transfer Data, Transmission Error, Status and Time Out Status.

If available, i.e. not transmitting or receiving, the terminals respond to Read, Write and one modification of Sense Command.

The Data character transferred to the working register depends upon the type of terminal and which command caused the latest interrupt, as indicated below.

	pos.	17	18	19	20	21	22	23
Write Command		0	0	0	0	0	0	0
Read Comm. 8-bit code		b7	b6	b5	b4	b3	b2	b1
Read Comm. 5-bit code		0	0	b5	b4	b3	b2	b1

Status Bits:

Parity Error: Indicates that the parity of the character is odd, i. e. wrong in the case of 8-bit code character.

Time out: Indicates that a Write or Read Operation has been terminated because it could not be completed within 0.65 to 1.3 seconds.

Read Command

The Read Command clears the status bits, and enables the buffer register to receive one character. A Read operation is terminated by:

Stopelement of Character Sensed or by Time Out.

Upon termination an interrupt is sent to RC4000. In order to be sure to receive the next character from the terminal RC4000 should respond with a Sense Command and a new Read Command in less

than 15 mS (100 baud, 11-element) or 20 mS (50 Baud, 7-element).

For terminals where a separation between keyboard and printer is possible, the received character is retransmitted with a delay of one half element duration if a full duplex connection is provided. The retransmitted signal controls the printer, so that at least two errors must occur to leave a difference between keyboard character and printed character undetectable to the operator.

The retransmission will only take place when a Read Operation has been set up before the startelement of the next character is received. If the startelement of a character is received at a time when no Read Operation has been set up a synchronization circuit is activated with the purpose of blocking the reception. (Reception of a character may only begin in a startelement). The reception of characters will remain blocked until a stopelement of duration min. 167 mS - max. 335 mS has been received, i. e. the operator has stopped his input for a moment.

Operator Interrupt

If no Read operation is set up in the situation described above, a counting circuit is enabled to count the numbers of 0 to 1 transitions in the characters received from the terminal. The counting is disabled if a Read operation is set up.

When the count reaches 12 the counting is stopped. When a stop-element of duration as indicated above is sensed thereafter the counter is again reset to 0. The transition from counter state 12 to state 0 generates an interrupt to RC4000. It is thus possible to generate an interrupt by transmitting a number of characters from the terminal at a time when no Read operation has been set up, f. ex. by depressing a repeating key for duration of say 1 second.

Write Command

The Write Command clears the status bits and transfers one character from the working register to the bufferregister and initiates transmission. The transmission is terminated upon sensing the stop-element of the transmitted character or by time out, and an interrupt is sent to RC4000. In order to continue transmission at maximum speed RC4000 should respond with a new Write Command in less than 20mS (100 baud 11-element) or 30mS (50 baud 7-element).

ON-line/OFF-line Switch

When the modem of the transmission medium indicates some status of no connection the terminal is regarded disconnected. This may be due to transmission failure or due to the terminal being in OFF-line status.

OPERATION

Since the terminals used on the TMX425 are standard teletypewriters the manufacturers original operation instruction is still valid. However the use of the unit as a communication terminal introduces the following additions.

ON-line/OFF-line Button and Lamp.

In order to connect the terminal on line to RC4000 the operator must press the ON-line/OFF-line button. When established, the ON-line connection will be indicated by the ON-line lamp.

When ON-line, the terminal can be disconnected by activating the same button. When disconnected the terminal is available for OFF-line use.

Operator Interrupts

If the operator wants to send an interrupt during a non input situation, he must press the automatic answer back button.

SIGNAL SPECIFICATION

The interface between the teletypewriter, and the 16 terminals fulfills the CCITT recommendation V24.

The circuits actually used are :

No. 101

- 102

- 103

- 104

- 105

- 106

- 107

- 109

These circuits are necessary to control the modems performing the transmission over telephone lines. However, they also allow the multiplexer and the terminals to be directly connected via cables.

INSTALLATION

See Appendix A and B.

LOCAL CONNECTION

For connection without modems the RC cable No. 32 is used.

NOTE : Different speeds and modes may be selected by interconnections in the ELCO plug CON 2. SEE PLUGLIST.

REMOTE CONNECTION

For connections including modems the RC cable No. 30 is used at the RC4000 end.

NOTE : Same as above.

MEDIUM SPEED TERMINAL CONTROLLER (MSTC).

General.

Each TMX can have 4 MSTC's installed instead of 8 of the Low Speed Terminal Controllers.

Each MSTC has two alternating serial buffers of 128 bits each. (16 characters).

Input to the buffer system is performed by a 8 bits serial/parallel - input to serial - output shiftregister - in the following description called INPUT REGISTER.

Output from the buffer - system is performed by a 8 bit serial - input to serial/parallel - output shiftregister - in the following description called OUTPUT REGISTER.

During transmission one buffer is transmitting while the other receives data from RC4000. The buffers are interchanged when the transmitting buffer has been emptied and the other contains at least one character. During reception one buffer is receiving while the other can be emptied by RC4000.

The MSTC operates half - Duplex, and the transmission direction is Controlled by READ and WRITE commands.

ADDRESSING.

All MSTC terminals have addresses in sequence following the LSTC terminals.

B : Interrupt register for Character Interrupt, generated when :

- 1) the buffers are interchanged during input or output.
- 2) no input from the telephone line has occurred within *time out status*
1 sec. after the set up of a READ command.
- 3) the buffer - OVERRUN situation occurs in Receive Mode.
- 4) the END BUFFER situation occurs in Transmit Mode.
- 5) the attached modem fails to connect within 300 msec.
- 6) the modem has been disconnected for 300 msec.

B+1 Interruptregister for Line Call, generated whenever the attached modem receives a call.

B+18 to MSTC terminals.

B+21

B respond to a SENSE 0 command only.

B+1 respond to a SENSE 0 command only.

OPERATION.

The MSTC terminal operates in one out of three modes, controlled by commands issued by RC4000.

A SENSE 1 selects NEUTRAL mode

" READ " RECEIVE "
" WRITE " TRANSMIT "

RECEIVE mode.

This mode is set up by a READ command from RC4000.

When set to this mode a 500 usec. CLEAR - timer is started to clear the buffers. In this period the MSTC terminal is BUSY. When switching from NEUTRAL - to RECEIVE mode a CONNECT TO LINE signal is send to the attached modem and at the same time a 300 msec timer is started. If this timer terminates without a ready signal from the modem, an interrupt is send to RC4000. This situation is indicated by DATA SET NOT READY Status. The correct response to this status is a SENSE 1 command to reset the DATA SET NOT READY status register. The serial-information on the telephone line is shifted serial into the INPUT REGISTER and whenever a whole character is ready the contents of the INPUT REGISTER is shifted into the input buffer by help of a High Speed Write - Clock (420 KHz). During this operation (a period of 20 usec) the MSTC terminal is BUSY. The buffer will now store the incoming data character by character.

When the input buffer has been filled, an interchange takes place causing an interrupt to be send to RC4000, indicated by not END BUFFER status. A full output buffer is now ready to be emptied by RC4000. A Read command will transfer a character from output buffer to the OUTPUT REGISTER. The contents of the OUTPUT REGISTER is transferred to RC4000 by a SENSE 0 command.

The output buffer is now emptied by succeeding READ - SENSE 0 command sequences.

The buffer - empty situation will be signalled by END BUFFER status.

An undefined character is transferred to RC4000 together with END BUFFER. When a pause in the input lasts more than 100 msec a monostable circuit terminates, starting a 500 usec timer. This timer will open for High Speed Shift in the input buffer to look after some valid data.

The 100 msec timer is retriggered every time a valid character is ready from the communication line.

When no input has occurred within 1 sec after the set up of a READ command, a 1 sec Time - Out circuit is terminated giving interrupt to RC4000.

This situation is indicated by TIME OUT status. If OVERRUN occurs (RC4000 have missed to empty the output buffer faster than the input buffer is filled form the communication line), an interrupt is send to RC4000, indicated by OVERRUN status. Some characters will in this case be lost.

WRITE and SENSE 1 commands are accepted and immediately executed in this mode.

In synchronous mode the MSTC opens for input to the buffer - system after having established synchronization (minimum 2 consecutive SYN characters has been decoded).

A synchronization - phase can be started by a WRITE - READ command - sequence (or SENSE 1 - READ).

TRANSMIT mode.

The MSTC terminal is set to this mode by a WRITE command.

When set to this mode the buffers are cleared by the same 500 usec CLEAR - timer as in RECEIVE - mode, and the MSTC opens for input from RC4000.

No valid data character can be transferred by the WRITE command setting up Transmit mode.

Character by character is now by WRITE - commands parallel - loaded into the INPUT - REGISTER and then High Speed transferred into the input buffer. The situation, full input buffer and empty output buffer will give buffer interchange and interrupt to RC4000.

The buffer contents will now automatically be transmitted.

Both buffers filled will be signalled by OVERRUN status, transferred to RC4000 by a SENSE 0 command.

When the contents of the output buffer has been transmitted and the input buffer is filled by RC4000, an interchange takes place given interrupt to RC4000. The OVERRUN status bit is reset 16 characters can be transferred from RC4000 to the MSTC by WRITE commands. No data in any of the buffers will give interrupt to RC4000 with END BUFFER status bit set up.

READ and SENSE 1 commands are accepted in this mode, but they are not executed until the buffers have been emptied.

When switching from NEUTRAL - to TRANSMIT mode, a not ready signal from the attached modem lasting more than 300 msec will interrupt RC4000. This situation is indicated by the DATA SET NOT READY status.

The correct response to this status is a SENSE 1 command to reset the DATA SET NOT READY status register.

In synchronous systems the transmission will open 6 SYN characters. When the buffer is empty, MSTC will transmit SYN for synchronous lines and logical ones for start/stop lines.

NEUTRAL mode.

In this mode the attached modem is disconnected from the line.

A WRITE command will connect the modem and set MSTC to TRANSMIT mode.

The MSTC is set to NEUTRAL mode by a SENSE 1 command. An incoming call on the line will interrupt RC4000. The correct response to this interrupt is Setting the device to Receive mode by a READ Command.

Timer - Circuits.

Short description of the Timer - Circuits used in the MSTC terminal.

CLEAR - timer.

Used in TRANSMIT - and RECEIVE mode. Started when one of these modes is set up. The length of the CLEAR - period is 500 usec.

100 msec Timer.

Used only in RECEIVE mode.

It consists of a monostable circuit. This timer is retriggered every time a valid character is ready from the communication line. When a pause in the input lasts more than 100 msec this circuit will be terminated. If the MSTC terminal is not in RECEIVE mode this circuit is disabled.

1 sec. Timer

Only used in Receive mode.

This circuit consists of a x8 counter with a input clock - frequency of 6,25.Hz.

The counter is started :

By a READ command, only if the 100 msec timer is not triggered.

The counter is reset before terminating if :

- 1) a command different from READ is set up.
- 2) A valid character is available from the communication line.
- 3) Blocked if RECEIVE mode is not selected.

Shift in input buffer Timer.

Used both in Transmit and Receive mode. The length of the shift - period is max. 500 msec.

The timer started :

- 1) in RECEIVE - mode by termination of the 100 msec timer.
- 2) in TRANSMIT - mode, when the output buffer is emptied and the input buffer is not yet filled,

The timer is reset before termination if some valid data is found in input buffer.

300 msec timer.

Used both in TRANSMIT - and RECEIVE mode. The timer is started, when the MSTC leaves NEUTRAL - mode, and if the modem goes disconnected during a receive or transmit operation.

The timer is reset after termination by a SENSE 1 Command.

STATUS.

In all three modes the SENSE 0 command can access the status - register, in which the following information is stored:

Pos.	STATUS	VALID IN
0	END BUFFER	Transmit and Receive mode.
1	PARITY ERROR	Receive mode.
2	TIME OUT	Receive mode.
3	OVERRUN	Transmit and Receive mode.
4	CARRIER DOWN	Receive mode
5	DATA SET	Transmit and Receive mode
	NOT READY	
16 : 23	CHARACTER READ	Receive mode.

END BUFFER.

Status bit 0.

Indicates in RECEIVE mode that the output is empty and the input buffer is empty too or not yet total filled. This condition is delayed, so END BUFFER is not transferred together with the last valid data character, but first in the next Status - Word. In TRANSMIT mode it indicates that both input - and output buffer empty.

PARITY ERROR

Status bit 1.

Indicates that the parity of the character received is wrong. The correct parity is ODD (EVEN) in synchronous (Asynchronous) transmission mode.

TIME OUT.

Status bit 2.

Indicates that no input has occurred within 1 sec after the set up of a READ command. It is set by termination of the 1 sec. timer.

OVERRUN.

Status bit 3.

Indicates that the input buffer is full and the output buffer is full or not yet total emptied.

CARRIER DOWN

Status bit 4

Indicates that the modem signal data carrier detector has been switched off.

DATA SET NOT READY.

Status bit 5.

Indicates that the modem is not ready within 300 mS after setting up transmit or receive mode, or that the modem has been disconnected for 300 msec during a receive or transmit operation.

CHARACTER READ.

Status bit 16 : 23.

The character transferred to the I/O Datachannel has always EVEN parity.

Status bit 16 transfer the data - bit of highest - order.

SIGNAL SPECIFICATION

The interface between the teletypewriter and the 4 Medium Speed Terminals fulfils the CCITT V24 recommendation. The circuits actually used are :

CIRCUIT NAME AND NO.	DIRECTION	
	FROM MSTC	TO MSTC
103 TRANSMITTED DATA	x	
104 RECEIVED DATA		x
105 REQUEST TO SEND	x	
106 READY FOR SENDING		x
107 DATA SET READY		x
108 CONNECT DATA SET TO LINE	x	
109 DATA CARRIER DETECTOR		x
114 TRANSMIT CLOCK		x
115 RECEIVE CLOCK		x
125 CALLING INDICATOR		x

The circuits are further described in the following sections.

103 TRANSMITTED DATA.

The data signals originated by the MSTC to be transmitted via the data channel to one or more remote data stations are passed on this circuit to the modem. The MSTC will hold circuit 103 in the binary 1 condition during any time interval between characters or words, and at all other times when no data are to be transmitted via the data channel. The MSTC will not transfer data on circuit 103 unless an ON condition is present on

all of the following four circuits :

- 105 Request to Send
- 106 Ready for Sending
- 107 Data Set Ready
- 108 Connect Data Set to Line,

104 RECEIVED DATA.

The data signals generated by the modem in response to data channel line signals received from a remote data Station are passed on this circuit to the MSTC.

105 REQUEST TO SEND

Signals on this circuit control the direction of the transmission.

The ON condition causes the modem to assume the data channel to transmit mode, provided that circuit 107 (Data Set Ready) is ON.

The ON condition will be maintained as long as MSTC desires to transmit or is transferring data on circuit 103 (Transmitted Data).

The OFF condition causes the modem to assume the data channel non-transmit mode, when all data transferred on circuit 103 have been transmitted. When circuit 105 is turned OFF it shall not be turned ON again until circuit 106 (Ready For Sending) is turned OFF by the modem.

106 READY FOR SENDING

Signals on this circuit indicate whether the modem is conditioned to transmit data on the data channel.

The ON condition indicates that the modem is conditioned to transmit data on the data channel.

The OFF condition indicates that the modem is not prepared to transmit data on the data channel.

The ON and OFF conditions of circuit 106 shall be responses to the ON and OFF condition of circuit 105 (Request to Send). For the appropriate response time of circuit 106 refer to the relevant Recommendation for the used modem.

107 DATA SET READY

Signals on this circuit indicate whether the modem is ready to operate. The ON condition indicates that the signal - conversion is connected to the line and that the modem is ready to exchange further control signals with the MSTC to initiate the exchange of data.

The conditioning of a data channel will not take place before circuit 107 is turned ON.

The OFF condition indicates that the modem is not ready to operate. The OFF condition on this circuit shall not impair the operation of circuit 125 (Calling Indicator).

The ON and OFF conditions of circuit 107 shall be responses to the ON and OFF conditions of circuit 108 (Connect Data Set to Line).

108 CONNECT DATA SET TO LINE.

Signals on this circuit control switching of the signal - conversion to or from the Line. The ON condition causes the modem to connect the signal conversion to the Line. The OFF condition causes the modem to remove the signal conversion from the Line, when the transmission of all data previously transferred on circuit (Transmitted Data) has been completed. The OFF condition shall not disable the operation of circuit 125 (Calling Indicator).

When circuit 108 is turned OFF it will not be turned ON again until circuit 107 (Data Set Ready) is turned OFF by the ^{modem} MSTC. Whenever the MSTC is in NEUTRAL MODE this circuit is turned OFF.

114 TRANSMIT CLOCK.

Signals on this circuit provide the MSTC with signal element timing information. The condition on this circuit shall be ON and OFF for nominally equal periods of time. The MSTC will present a signal on circuit 103 (Transmitted Data) in which the transitions between signal elements nominally occur at this time of the transitions from OFF to ON condition of circuit 114. Timing information on circuit 114 shall be provided at all times when circuit 107 (Data Set Ready) is in the ON condition.

115 RECEIVE CLOCK.

Signals on this circuit provide the MSTC with signal element timing information. The condition on this circuit shall be ON and OFF for nominally equal periods of time, and a transition from ON to OFF condition shall nominally indicate the centre of each signal element on circuit 104 (Received Data).

125 CALLING INDICATOR.

Signals on this circuit indicate whether a calling is being received by the modem. The ON condition indicates that a calling signal is being received. The OFF condition indicates that no calling signal is being received.

INSTALLATION

See Appendix F and G.

LOCAL CONNECTION

For connection without modems the RC cable No. 55 is used.

NOTE : Different speeds and modes may be selected by interconnections in the ELCO plug CON, 2 SEE PLUGLIST and Appendix K and L.

REMOTE CONNECTION.

For connection including modems the RC cable No. 56 is used at the RC4000 end.

NOTE : same as above.

MAINTENANCE

The only maintenance necessary in connection with the MSTC controllers is a check and a possible adjustment of the DC voltages for the buffer - units. Check and adjustment are performed in the DC - DC converter on the PC BOARD in POS 104. Adjustment is performed by the potentiometer on the PC BOARD in POS. 104.

CAUTION : Before removing or replacing any PC board in the TMX425,
disconnect the power from the I/O Cabinet. Failure to do
so may result in damage to components on the PC boards.

P , ELCO Varilock Receptacle, type 8016-020, code						
P Cannon Plug type DB-25P						
PIN	I*	T*	GEN. ADR.	SIGNAL NAME	64 T*	P PIN
A		B		RECEIVED DATA X		3
B		A		0V	7	
C		D		TRANSMITTED DATA X		2
D		C		0V	7	
E		F		106 READY FOR SENDING DEV X		5
F		E		0V	7	
H		J		107 DATA SET READY DEV X		6
J		H		0V	7	
K		L		109 DATA CARRIER DETECTOR DEV X		8
L		K		0V	7	
M						
N						
P					9	4
R					11	9
S					12	11
T					20	12
U						
V						
W						
X				SHIELD		1

I* : Interconnection.

T* : Twisted pairs.

Length of cable: 10 m

Different speeds and modes may be selected by interconnections in the ELCO plug according to the following list.

Select :	Strap
50 baud (300)	S-T
100 -	S-U
110 -	S-V
200 -	S-W
5 bit codes	M-N
full duplex transmission	<u>P-R</u>

TMX425

Signal list for all 16 cables from LSTC to the modems

A21468

Appendix B
Pluglist

P ELCO Varilock Receptacle, type 8016-038, code -
P CANNON PLUG, TYPE DB 25P

PIN	I*	T*	GEN. ADR.	SIGNAL NAME	I*	PIN
A		B		103 TRANSMITTED DATA X		2
B		A		0V	7	
C		D		104 RECEIVED DATA X		3
D		C		0V	7	
E		F		105 REQUEST TO SEND X		4
F		E		0V	7	
H		J		106 READY FOR SENDING X		5
J		H		0V	7	
K		L		107 DATA SET READY X		6
L		K		0V	7	
M		N		108 CONNECT TO LINE X		20
N		M		0V	7	
P		R		109 DATA CARRIER DETECTOR X		8
R		P		0V	7	
S		T		114 TRANSMIT CLOCK X		15
T		S		0V	7	
U		V		115 RECEIVE CLOCK X		17
V		U		0V	7	
W		X		125 CALLING INDICATOR X		22
X		W		0V	7	
Y						
Z						
AA						
BB						
CC						
DD						
EE						
FF						
HH						
JJ						
KK						
LL						
MM						
NN						
PP						
RR						
SS				SHIELD		1
TT				SHIELD		1

I* : Interconnections. T* : Twisted pairs.


Length of cable: 10 m

Different speeds and modes may be selected by interconnections in the ELCO plug according to the list in section.

Mode

Straps in PLUG'CON 2 for cable no.55
and PLUG'CON 1 for cable no. 56

	KK-LL	MM-NN	PP-RR
Synchronous transmission	NO	YES	YES
Asynchronous transmission			
600 band	YES	NO	YES
1200 band	YES	YES	NO



RCSL : 44-RT 608

PP : 1:27

Editor : Knud Sørensen

Edited : April 1973

FUNCTIONAL DESCRIPTION

TMX 425

LOW/MEDIUM SPEED TELEMULTIPLEXER

Keywords : RC 4000, TMX 425 teletypewriter, Functional description.

Abstract : This paper contains a functional description with block diagrams for the teletypewriter TMX 425.

CONTENTS

PAGE

General	2
Low speed terminal controller	6
Transmit/Receive register	6
Control Circuits	7
Medium speed terminal controllers	8
Transmitter unit	9
Receiver unit	11
Buffer unit	14
Control unit	18
Block diagram, Fig.1	Dwg.no. R 20848.
Block diagram, Fig.2	Dwg.no. R 20849.
Block diagram, Fig.3	Dwg.no. R 20691
Block diagram, Fig.4	Dwg.no. R 20692
Block diagram, Fig.5	Dwg.no. R 20850.

FUNCTIONAL DESCRIPTION OF TMX425

The TMX425 is designed to multiplex the information flowing to and from the terminals connected to RC4000, and to perform the functions necessary to control the individual terminals.

Therefore the TMX425 can be divided into the following 3 main parts.

1. The multiplexing part, which transfers the information between the LSD and the internal bus - system within the TMX425.
2. The LOW speed Terminal Controllers (LSTC)
3. The Medium Speed Terminal Controllers. (MSTC).

The multiplexing part.

As seen from fig. 1, some of the circuits mainly deals with the transfer to the TCs, while others mainly deals with the transfers from the TCs. The two groups are as follows.

Sending Circuits :

- Receivers for LSD
- Address decoder
- Command decoder
- Drivers for internal output bus
- Clock system

Receiving Circuits :

- Receivers for internal input bus
- Interrupt expander
- Drivers for LSD.

Receivers for LSD.

See diagram TMX01.

The receivers are connected to the LSD IO BUS and transform into RCLM400 standard levels all the control signals and the bus lines 10 to 23.

A parity generator will generate a high level on the output when the character transferred on bus 17 to 23 has odd parity.

Address Decoder.

See diagram TMX02.

The TMX425 contains 22 separate devices which can be addressed from RC4000.

These are the 2 interrupt registers and the 20 terminal controllers. The devices are addressed by 22 separate select signals which are generated by the address decoder in accordance with the device address placed on LSD IO BUS 10 to 17.

The lowest possible address, i.e. the address of interrupt register 0, is wired on soldering terminals in the circuit. When a device address is signaled on the bus, the correct device no. is found simply by subtracting the wired address from the incoming. A one out of 22 decodings will then generate the select signal for the addressed device.

The signal ACTIVE is generated if any of the 22 devices is selected.

Command Decoder.

See diagram TMX03.

The command decoder senses and stores the four valid commands : Sense, modified sense, read, and write. The two sense commands are cleared when enable is removed, while the read and write command is kept till the TMX425 is again addressed.

Drivers for Internal Output Bus.

See diagram TMX04.

The internal output bus running from the multiplexer to all 20 TCs carries two kinds of information.

- a. A fixed bit pattern which has to be loaded into the data register in the LSTC prior to the execution of each read operation.
- b. The character which shall be transmitted during a write operation.

The problem of generating these two kinds of information has been solved so that the a-information is sent always during the presence of the address signal, while the b-information is sent at all other times.

It is possible not to distinguish between read and write commands because the TC uses either the activate or transfer signal to read in the information.

Fig. 2 shows the contents of the output bus when it transmits the a - and b - information. Both a and b has separate configurations for 8 bit terminals and 5 bit terminals.

Clock System.

See diagrams TMX30 and TMX31.

The clock system has one single 6,7584 MHz oscillator which through a number of frequency dividers produces clock frequencies for all purposes.

- a. A 1,56 cycles clock for the time out circuits. (LSTC).
- b. A 6,25 cycles clock used to inhibit input from the terminal when RC4000 has failed to keep up with the incoming data. (LSTC).
And clock frequency for the time out counter in the MSTCs.
- c. Four device clocks 1600 cps, 3200 cps, 3520 cps, and 6400 cps used to run the LSTCs at the telegraph speed 50-100-110 and 200 baud.
- d. Four device clock 19,2 KHz (32 x 600 Hz), 38,4 KHz (32 x 1200 Hz), 76,8 (32 x 2400 Hz) and 153,6 KHz (32 x 4800 Hz) for asynchronous transmission mode in the MSTCs.
- e. A 844,8 KHz Clock for the buffer units in the MSTCs.
- f. A 3,3792 MHz High Speed Clock for the MSTCs.

Receivers for internal Input Bus.

See diagrams TMX13, TMX14 and TMX15.

The internal input bus takes care of all information from the TCs to the multiplexer except the interrupt signals. It consists of 16 wires of which 8 transmit the incoming data, while 6 transmit the status of the terminal. The 2 last wires tell whether the Terminal is READY and CONNECTED or not.

The input bus is actually 16 wired or gates, so that all transmitters placed in the TCs are gates with open collector output, while the receivers are AA451 and AD401 gates with a load resistor connected to the input.

The information transferred on the bus lines is shown on Fig. 3.

Interrupt Expander.

See diagrams TMX11 and TMX12.

TMX425 has 2 interrupt expanders, one CHAR ITR, and one for KEY ITR.

Each expander contains two 24 bits registers A and B. The A register is an input register and has the trigger input of each flip - flop connected to the interrupt output of the corresponding TC.

The B register is the output register through which the contents of A is transferred when the expander is sensed.

TCs wanting to send interrupts set their corresponding bits in the A register. The leading edge of the first flip - flop being set in the A register produces an interrupt for the RC4000, which then issues a sense command for the expander. During this sense, the contents of the A register is moved to B, from where it is sent to RC4000 indicating which terminals wanted to interrupt.

Drivers for LSD.

See diagrams TMX16, and TMX17.

The 28 drivers transform the outgoing signals from RCLM400 standard levels into the balanced signals used on the lowspeed bus.

24 of the drivers are connected to the input bus lines, while the remaining 4 transmit the ready and connected signals plus the two interrupts. The information transferred on the bus lines is shown on Fig. 4.

LSTC TERMINALS CONTROLLERS.

The TCs perform the control of, and synchronization with each terminal connected to the multiplexer. They also transform the characters from parallel form into serial form or vice versa. They generate interrupt on termination of write and read operations, and on the operator intervention. If a TC senses input without a read command set up, it blocks for input and will not open until the line has been steady for a period of 160 - 320 msec.

The circuits in a TC can be divided into two parts : The transmit/ receive register, and the control circuits.

Transmit/Receive Register.

See diagram TMX05 and circuit diagram for PCBA 3128-1.

The transmit/receive register is a 12 bit shift register able to operate in either serial or parallel mode.

Prior to each read operation the register is loaded with a certain bit pattern by the signal INTRANSFER. The bit pattern is the contents of the internal output bus IOB 1 - 10 (See section 4.1.4).

On the startelement of an incoming character the control circuits will start the generation of shiftpulses and at the selected telegraph speed shift the incoming data into the register until the preloaded bit pattern places a logical one at testpoint B. The signal ; End Receive now generated at pin 39 will cause the control circuits to stop the shiftpulses and interrupt RC4000 to indicate the completion of the read operation. The received characters is now placed in the shift register and will be sent to the internal input bus when RC4000 issues a sense command, causing the control circuits to generate the OUTGATE pulse.

For the bit configuration at the input bus see section 4.1.6.

Prior to the write operation the INTRANSFER pulse loads the register with the contents of IOB 1 - 10, thus placing the character to be transmitted in the lower part of the register (see section 4.1.4)

When the shiftpulse is started, the contents of the register is shifted pass testpoint B, from where it controls the output named $\bar{}$ TRANSMITTED DATA A.

When the lower 9 bit contains a one and 8 zeroes, the transmission is stopped by the generation of $\bar{}$ End Transmit. Simultaneously the oneshot is triggered in order to ensure a sufficient duration of the stopement.

Control Circuits.

See diagram TMX06 and circuit diagram for PCBA 3041-1.

When a TC is selected (by Enable and $\bar{}$ Select) a select flip - flop made by two 7400 gates is set. This causes the outgate signal to transfer the contents of the Transmit/ Receive register to the input bus. From there it will be transferred to RC4000 if the selecting command is a Sense.

The select flip - flop also opens for the buslines IBA 11 to IBA 14 to inform on the status and type of terminal.

If the selecting command is a Read or Write the signals Read & Activate or Write & Transfer will generate the Intransfer signal to preload the Transmit/ Receive register. They also presets or preclears the shiftpulse generator to the right start position for either read or write.

The TC is now set up for an input/output operation, which will start on the trailing edge of Enable.

This edge sets the read or write flip - flops whereupon the Rec ! TR signal conditions the Transmit/ Receive register to serial mode.

In case of a write command, the signal $\bar{}$ Write will, after completion of the stopement of the previous character, enable the counter IC 11, and thus start the shift pulse.

In case of a read command the signal Receive will release the flip - flop having output at testpoint D. The incoming data ($\bar{7}$ Data rec) then sets the flip - flop which enables the counter IC11, and thereby synchronizes the shift pulse generator with the incoming data.

If the receive signal is not set up when the incoming data arrive a low output from IC 4 pin 3 will clear the flip - flop in IC 5.

Controlled by the 6 cps clock, the two flip - flops in IC 5 prevent the incoming data from starting the shift pulse generator, till the input has stopped for a period of 160 - 300 mS.

If the number of shifts from 1 to 0 exceeds 12, the INTV signal will go low, and stay so till the input stops, and the flip - flops in IC5 again open for synchronization with data input. The trailing edge of the INTV gives the operator interrupt.

If a read or write operation is not terminated within a period of 0.65 to 1.3 secs, it will be terminated by the time out circuit.

The two flip - flops in IC12 will generate the time out signal if the Rec ! TR signal exists for more than the mentioned period.

Time out will generate $\bar{7}$ End transmit and $\bar{7}$ End receive, and signal on IBA 10 gives TIME OUT status.

MSTC TERMINAL CONTROLLERS.

The Medium Speed Terminal Controller consists of 4 PC Board each with its own independent function. See Fig. 5.

Therefore the MSTC can be divided into the following 4 main parts.

1. TRANSMITTER UNIT
2. RECEIVER UNIT
3. BUFFER UNIT
4. CONTROL UNIT

TRANSMITTER UNIT.

For details refer to TMX08, circuit diagram for PCBA 2066-1, TC3, TC4, TC5 and TC6.

The function of the Transmitter Unit is to request for information bit by bit from the buffer unit and to transmit this information serially. In asynchronous mode the transmitter unit must divide the information up in characters and put on START - and STOP elements. When no serial data is ready from the buffer, the transmitter will transmit STOP - Level.

In synchronous mode a transmission will always start with transmitting of 6 SYN - characters, then the data - information is transmitted. If no serial data is ready the transmitter will transmit SYN - characters.

Transmit synchronous.

The trailing edge of $\bar{W}R$ & TR from the Control Unit will set IC24 giving the signal REQTS; by this signal the value 6 is parallel - loaded into the counter IC6. When the modem send RDYFS (Ready For Sending) as response to REQTS (Request to Send), the first coming leading edge of TRMCL will set IC7, the following trailing edge IC15 giving the signal X23.

The signals X33 and X32 is generated by setting IC15.

X34 will parallel - load the bitnumbers of the SYN - character (always 8) into the counter IC9. Then this counter count down on the leading edge of TRMCL. The outputs (X2, X3, X4 and X38) from this counter control an eight bit multiplexer IC1. On the eight data inputs on this multiplexer the bit - pattern for the SYN - Character is strapped.

From the multiplexer output the SYN - character is transferred bit by bit to the Output FF IC3. From this FF the information is transferred to a modemdriver by the signal TRMTD DA.

When the counter IC9 is count down to zero the signals END DATA and END CH are generated.

END CH reset IC15 (X23 : = 0) and count one step down in the counter IC6.

This loop is repeated until counter IC6 is count down to zero, giving the signal X27, indicating that 6 SYN characters are transmitted.

The first leading edge of TRMCL will then generate the signal X28 enabling the monostable circuit IC17 ($T = 35 \mu\text{s}$). At the same time X19 switch to logical 0 triggering the monostable circuit ($\text{REQ CH} := 1$). If serial data is ready ($\neg\text{SER DA RDY} := 0$) from the buffer unit, the trailing edge of REQ CH will set IC7 giving the signal TRMTG DA. On the trailing edge of TRMTG DA X28 is reset. The leading edge of the output from IC7 will generate the signals X33 and X34. X32 will on the trailing edge of X28 force a setting of IC18, so the signal \neg GI BIT is simply the inversion of the signal TRMCL.

\neg GI BIT will transfer the information from the buffer bit by bit to the transmitter unit on the signal SERIAL DATA.

\neg GI BIT will pulsate until the counter IC9 is count down to zero generating the signal END DATA. This signal will reset IC18 blocking the \neg GI BIT generator.

NOTE :

Strap D1 and strap M2 is used in synchronous mode.

If no serial data is ready from the buffer unit before the trailing edge of REQ CH, IC7 a is not set; instead the next trailing edge of TRMCL will give signal TRMTG SYN causing SYN Characters to be transmitted until data is ready again.

Transmit asynchronous.

The asynchronous transmission takes place very similar to the synchronous transmission. The only deviations are :

1. The transmission is not started with SYN characters. The signal ASYNCR will keep the counter IC6 reset, so the transmitter at once go on to transmit data.
2. Every character is started with a START element (logical 0) and followed by a STOP element (logical 1). In asynchronous mode a flip - flop more IC3 is put in the transmission route. The signal \neg X8 will set a STOP - element into the last IC3 and a START - element into the first IC3.

3. Every character is increased by two bits, because the signal END CH is first generated when the counter IC9 is count down - 2.
4. Possible spaces between characters is filled with stop -- elements, and not with SYN characters.
5. Strap M2 and Strap D1 are used in asynchronous mode, Then transmission is possible with 8 data bits per. character.

RECEIVER UNIT.

For details refer to TMX07, circuit diagram for PCBA 2065-1, TC7, TC8, TC9, TC10 and TC11.

The receiver unit receives the serial information from the transmission line, and divides this information up in characters to the buffer unit.

The receiver unit receives both asynchronous and synchronous information.

The character length is always 8 databits.

The Receiver Unit is divided into the following main parts :

Character divider Circuit.

Character Synchronization Circuit.

Bit Synchronization Circuit.

Bit Synchronization Circuit.

This Circuit produces the internal bit - rate clock both in transmit and receive mode and both in asynchronous and synchronous mode. In synchronous mode (\neg ASYNCR : = 1) a logical 0 is delivered to IC23 - 10. This flip - flop will then operate as an inverter from pin 13 to pin 8. The bit frequency clocks are delivered from the modem by the signals RECV CL (Received Clock) and TRANSM CL (Transmit Clock). Switching between these two clock signals is performed in IC8 controlled by the signal RDYFS.

In asynchronous mode (\neg ASYNCR : = 0) the receiver will start the bitsynchronization on the leading edge of a START - element. (X16).

To do this a clock frequency of 32 times faster than the bit frequency is used. Two such clock frequencies are available, MSCLA (normally 32 x 600 Hz) and MSCLB (normally 32 x 1200 Hz). Switching between these clock frequencies is performed by IC8, controlled by the signals SEL CLA and SEL CLB (Strapped in the device cable). The leading edge of \neg RECVD DA (the beginning of a possible START - element) will set IC10 releasing the counter IC22 and the flip - flop IC23. When IC22 has count to eight IC23 is triggered, if the START - element is still on the line. This operation blocks the resetting of IC10 through IC21. On the center of the START - element IC22 has count to 16, causing IC23 to switch. The output from IC23 is now MSCLA (or MSCLB) divided by 32.

If the START - element has disappeared, when IC22 has count to 8, the flip - flop IC10 is reset on count 9; and the bit synchronization circuit is ready to start on a new possible START - element.

Character Synchronization Circuit.

The Character Synchronization Circuit performs a recognition and synchronization on the SYN characters, starting every message in synchronous mode.

IC1 performs a decoding of the wanted SYN - bitpattern. If this pattern is recognized IC10 is set, releasing the counter IC9.

When this counter has count eight bit together with a new recognized SYN - bitpattern, IC15 a is set (X14 := 0). The circuit blocks itself in this situation. Only a -,CLEAR pulse can restart the circuit to a new recognition sequence. If no SYN - bitpattern is recognized, when IC9 has count eight bit, IC15 a is not set and IC10 is reset. The circuit is ready to a new recognition sequence.

Normally each message is started with 6 SYN; X14 := 0 is established on minimum 2 SYN characters.

To restart the character synchronization circuit, a WRITE-READ or SENSE 1 - READ command sequence must be issued from RC4000.

Character Divider Circuit.

In synchronous mode the signal X14 is true when the character synchronization is established (section 4.3.2.2).

Before this happens, the signal has parallel loaded the number of bits per character into counter IC17 (always 8 bits). A logical 1 is placed on the serial inputs to the shift - register IC5. When X14 := 0 RECEV CL count down in IC17 and shift a logical 1 trough IC5.

Afeir 8 shift pulses the logical 1 appears on IC5 - 13 giving the Received Data Ready (RECVD DA RDY) to the Buffer Unit.

The Buffer Unit responds with the signal \bar{W} WRITING, clearing IC5 and loading IC17 again. The described cyklus takes place again.

In asynchronous mode a flip - flop IC11 is connected to the serial inputs to IC5. 9 shift pulses are now necessary to give RECVD DA RDY. On this way only databits (not the START - element) are stored in the buffer .

BUFFER UNIT.

For details refer TMX09, circuit diagram for PCBA 2064-1, TC13, TC14, TC15 TC16 and TC17.

The buffer is a dual 16 characters buffer performed by two dual 128 bits serial shiftregisters.

In each buffer one bit is used as datainformation carrier, while the other is used as a mark - bit, marking cells carrying valid databits. The Buffer Unit is divided into the following main parts :

Input - Circuits.

Buffer - Circuit.

Buffer Exchange Circuit.

Output Circuits.

Input Circuits.

The Input Circuits receive parallel - data from IOB (Internal Output Bus) or serial data from the transmission Line (RECVD DA) and transfer this information to one of the store - registers.

Parallel data is written into the Input Register IC7 on trailing edge of \bar{W} WR & TR (from Control Unit). Serial data are shifted into the Input Register by SERIAL CL (from Receiver Unit.

On the trailing edge of \bar{W} RECVD DA RDY or the leading edge of \bar{W} WR & TR a cyklus of 8 shifts is started, transferring the contents of the Input Register into the store register, selected as INPUT BUFFER.

8 WRITE CL pulses (422 KHz) are generated to shift the INPUT BUFFER. During this operation the signal \bar{W} WRITING is true. The WRITE CL is too generated by \bar{W} FILL CLOCK during the CLEAR - period (500 μ S).

Buffer Circuit.

The buffer circuit consists of two dual 128 bits MOS - shiftregisters IC1 and IC2. Each buffer consists of two parallel working 128 bits shiftregisters. One of these registers is used as data - store, while the other is used as mark - store; A Logical 0 is written in the mark - buffer, whenever a valid databit is written into the databuffer.

The two MOS - devices IC1 and IC2, called Buffer 1 and Buffer 0, take turns at working as Input Buffer, so when one buffer is filled ($X7 := 0$ or $X8 := 0$) it is changed to work as Output Buffer, while the Output Buffer up till now takes over the job as Input Buffer. Shiftpulses to the Input Buffer are supplied from the Input Circuits.

Shiftpulses to the Output Buffer are supplied from the Output Circuits.

So when the buffers are changed the shiftpulses are changed by the multiplexer IC9, in accordance to the following table :

X6	X5	IC9 - 7	IC9 - 9
0	0	Logical 0	Logical 0
0	1	X2	X3
1	0	X3	X2
1	1	X4	X4

When the buffers are changed the signal X1 is shifted to the new Input Buffer and the signal X9 is shifted to the new Output Buffer.

Buffer Exchange Circuit.

The Buffer Exchange Circuit determines which of the two buffers is working as Input Buffer, and when the exchange of the buffers takes place.

The output signals from the two mark - buffers (X7 and X8) and the information about which buffer is Input Buffer, (X5 and X6) is gated together in IC3 giving the signals INPUT FLAG and OUTPUT FLAG.

In dual 2 - line - to - 4 - line decoder (IC8) the INPUT FLAG and the OUTPUT FLAG is decoded to 4 signals.

The exchange of the buffers is provoked on different ways in receive mode and transmit mode. The decoding mentioned above is of this reason performed separately for each mode of operation.

The possible situations and the correct things to do are mentioned in the following tables :

Transmit Mode.

INPUT FLAG	OUTPUT FLAG	Situation	What happens
0	0	Both buffers are perhaps empty	Shift in Input Buffer (max. 500 μ S) and then END BUFFER
1	0	Output Buffer is now empty	Exchange buffers.
0	1	The buffers is just exchanged.	nothing
1	1	Both buffers are filled	OVERRUN

Receive Mode.

INPUT FLAG	OUTPUT FLAG	Situation	What happens
0	0	Both buffers are perhaps empty.	END BUFFER
1	0	Input Buffer is just filled	Exchange buffers
0	1	Input Buffer is perhaps empty	nothing
1	1	Both Buffers are filled	OVERRUN

The signal SHIFT OUT is used in the Control Unit to generate a $\overline{7}$ FILL BUFFER pulse (max.500 μ S). In this period high speed shifts take place in the Input Buffer to look after valid data bits.

The signal CLEAR is generated by the Control Unit (500 μ S). When CLEAR is true both buffers are selected as Input Buffers and a Logical 1 is placed in all positions of the two Mark - buffers by the X4 connected to both device (IC1 and IC2) in this situation. The result is a clearing of the buffers.

Output Circuit.

The output circuits transfer information from the OUTPUT REGISTER (IC11) to the Internal Input Bus (IBA) and synchronize the transfer of information bit by bit to the Transmitter Unit.

Parallel transfer of information to the Internal Input Bus is performed by the signal OUTGATE. The trailing edge of READ & ACTIVATE will start a cyklus of 8 READ CLOCK pulses (X2) to the Output Buffer, shifting a whole character into the Output Register (IC11) . In transmit mode (RQTS = 1) X2 is the inversion of $\overline{7}$ BIT REQ from the transmitter unit.

CONTROL UNIT.

For details refer to TMX10, circuit diagram for PCBA2067-1, TC12, TC13, TC14, TC15, TC16 and TC17.

The Control Unit consists of circuits controlling the three other units.

The Control Unit is divided into the following main parts :

Device Select and Mode control circuits.

Interrupt circuits.

Time out circuits.

Status and Exception Registers.

Device Select and Mode - control circuits.

Selection of a MSTC controller takes place just as a selection of a LSTC controller. The address - decoder in the TMX sends a $\bar{\gamma}$ SEL signal to the controller in question.

When ENABLE is true, SEL set the flip - flop IC17 giving the signal OUTGATE to connect the outputs from the status - register in the Control Unit and the data outputs from the Buffer Unit to the Internal Input Bus.

The MSTC controller can operate in one of the following three modes :

Receive, Transmit or Neutral.

A WRITE - command generates the signal $\bar{\gamma}$ WR & TR. The leading edge of $\bar{\gamma}$ WR & TR gives from the Transmitter Unit REQTS (REQUEST TO SEND) to activate the connected modem. If the modem is not already activated to transmit (REQTS : = 0), the trailing edge of $\bar{\gamma}$ WR & TR starts a 500 μ S CLEAR-pulse to the Buffer Unit.

On response, to REQTS the modem sends the signal RDYFS (Ready For Sending), and the next leading edge of TRMCL set IC18 (X31 : = 1) to indicate that the controller is in Transmit Mode. REQTS is reset by $\bar{\gamma}$ RREQTS, generated in 3 situations :

1. A READ - command is decoded (IC22-9 : = 1) and the buffer is total empty (X13 : = 1).
2. A SENSE 1 - command to the controller in question is decoded, and the buffer is empty.
3. POW OK : = 0.

The result of 1, is, that the MSTC controller is set to Receive Mode, when $\overline{\text{REQTS}} = 1$. The result of 2, and 3, is, that the MSTC is set to Neutral mode, when $\overline{\text{REQTS}} = 1$.

A READ - command will set flip - flop IC22, when $\text{SEL} = 1$, and the controller is then in Receive Mode ($\overline{\text{RECV}} = 0$). In this mode both WRITE - and SENSE 1 commands are accepted and immediately executed. The trailing edge of $\overline{\text{WR}} \& \overline{\text{TR}}$ reset IC22 ($\overline{\text{RECV}} = 1$).

A SENSE 1 command will reset IC22 - 9 and set IC22 - 5, when $\text{SEL} = 1$. $\overline{\text{REQTS}} = 1$ gives then $\overline{\text{NEUTRM}} = 0$ (Neutral Mode).

TIME OUT AND INTERRUPT CIRCUITS

An interrupt pulse from the monostable circuit IC4 is delivered in different situations :

1. Transmit mode ($\text{X32} = 1$).

a. When a buffer exchange takes place. The buffer exchange signal ($\overline{\text{EXCHB}}$) from the buffer unit will place a logical 1 on IC9 - 9 and the signal X41 trigger the monostable IC4.

X55 on the other side clear IC9.

b. When the signal DATA SET READY signal is not received from the attached modem within 300 msec after switching from neutral mode. The leading edge of X20 ($\overline{\text{NEUTRM}}$) will set IC28 - 5 $= 1$ releasing the counter IC26. Input frequency to this counter is 50 Hz. On count 15 a trigger - pulse on X41 will activate IC4. The response from RC4000 is a SENSE 1 - command ($\text{X36} = 1$) to clear IC28. If DATA SET READY appears within 300 mS, IC28 is too cleared, resetting IC26.

c. When both input and output buffer is empty. IC18-9 is set to logical 1 on the leading edge of X13.

2. Receive mode (\neg RECVM := 0).

a. Same as 1. - a.

b. Same as 1. - b.

c. When both input and output buffer is total filled .

IC9 - 5 is set to logical 1 on the leading edge X49 (occurs when both INPUT FLAG := 1 and OUTPUT R FLAG := 1).

d. When the 1 sec. timer terminates.

TIME OUT CIRCUITS.

1. 100 mS input timer. This circuit consists of a monostable IC5 triggered by the signal \neg RECVD DA RDY from the receiver unit (true whenever a character is received).

If the time between two characters is longer than 100 mS, the monostable terminates (IC5 - 12 shift to logical 1) setting IC15 - 9. The monostable IC5 - 13 is started giving the signal \neg FILL BUFFER. \neg FILL BUFFER will in the buffer unit cause a shift in the input buffer. IC15 - 13 is cleared before termination, if valid databits are found in the input buffer (Input Flag shifts to logical 1).

IC5 - 13 is in transmit mode started by the signal SHIFT OUT (true when both INPUT FLAG := 0 and OUTPUT FLAG := 0) and the termination of IC5 - 13 will set IC24 if the condition INPUT FLAG := 0 & OUTPUT FLAG := 0 (IC10 - 10 := 1).

2. 1 sec. timer.

This circuit consists of a counter IC19. The input frequency to this counter is 6,25 HZ.

This counter is started by a READ - command ; the leading edge of IC27 - 10 will set IC24 - 8 := 0 if IC5 - 12 := 1.

STATUS REGISTER.

The contents of the Status Register is transferred to RC4000 by a SENSE 0 command.

1. Status bit 0 : END BUFFER . In receive mode this status bit indicates that the output buffer is empty and the input buffer perhaps is empty too. When the last character is read out from the output buffer by a READ command the signal OUTPUT FLAG switches to logical 0; if INPUT FLAG is 0 X46 switches to logical 1 releasing IC8; on the next READ command IC8 - 9 is set to logical 1. A SENSE 0 command will then set IC8 - 5, given END BUFFER status to RC4000. The END BUFFER is so not transferred together with a valid datacharacter. The END Buffer is reset again when X46 := 0 (INPUT FLAG := 1 or OUTPUT FLAG := 1).

In transmit mode this status bit indicates that both input buffer and output buffer is total empty. When the situation INPUT FLAG := 0 and OUTPUT FLAG := 0 occurs the timer IC5 - 13 is started to look after valid data in the input buffer ; if this timer terminates and the situation mentioned above is still true X13 switches to logical 1 given END BUFFER status.

2. STATUS bit 1 : PARITY ERROR.
(refer to logical diagram TMX13) . Indicates that the parity of the character received is wrong. The parity check circuit on POS.17 (AJ451) checks always EVEN parity. The correct parity is ODD (EVEN) in synchronous (Asynchronous) transmission mode. Of this reason the received parity bit is always inverted in synchronous mode (in the buffer unit).
3. STATUS bit 2 : TIME OUT.
Indicates that no input has occurred within 1 sec after the set up a READ command. The signal X40 is true when the 1 sec timer terminates (IC19). A SENSE 0 command will then set IC2 given TIME OUT status IC2 is reset by the signal X2 (ENABLE).

4. STATUS BIT 3 : OVERRUN

Indicates that the input buffer is full and the output buffer is full or not yet total emptied.

INPUT FLAG : = 1 and OUTPUT FLAG : = 1 gives true condition to IC2 - 12. A SENSE 0 command will set IC2 - 5 given OVERRUN status.

5. STATUS BIT 4 : CARRIER DOWN.

Indicates that the modem has detected that no carrier is being received.

This status bit is always set in transmit mode, while in receive mode it follows the modem signal DATA CARRIER DETECTOR.

6. STATUS BIT 5 : DATA SET NOT READY.

Indicates that the modem is not ready within 300 mS after setting up transmit or receive mode, or that a fall-out of the modem has lasted more than 300 msec. This status bit is stored in IC28 - 9. IC28 - 9 is set by the signal X53, true when the counter IC26 reaches count 15. IC28 - 9 is reset by X37, true when a SENSE 1 command is set up.

7. IO READY (IC6 - 8).

Indicates whether the device is busy or not.


The device is busy in three situations :

- a. When a character is written into the buffer (\neg WRITING : = 0)
- b. When a character is read out from the buffer (\neg READING : = 0)
- c. In clear buffer situations (\neg FILL BUFFER : = 0).

8. IO CONNECTED (IC6 - 3).

This signal is simply an inversion of outgate. A medium speed terminal controller is always connected.

DEPENDING ON THE NO. OF TERMINALS INSTALLED THE TMX425 WILL HAVE FROM 1 TO 20 TERMINAL CONTROLLERS.



TMX425

TELEMULTIPLEXER 425
Block Diagram
Figure

Fig. 1

R 20848

IOB no.	To LOW SPEED TERMINAL CONTROLLER				To MEDIUM SPEED TERMINAL CONTROLLER				To NOT IO ADDRESS			
	IO ADDRESS		NOT IO ADDRESS		IO ADDRESS		NOT IO ADDRESS		IO ADDRESS		NOT IO ADDRESS	
	8 Bit	5 Bit	8 Bit	5 Bit	8 Bit	5 Bit	8 Bit	5 Bit	8 Bit	5 Bit	8 Bit	5 Bit
10	1	1	0	0	x	0		x	0		0	
9	0	1	1	0	x	0		x	1		1	
8	0	1	BUS P	0	x	BUS P		x	BUS P		BUS P	
7	0	1	BUS 17	0	x	BUS 17		x	BUS 17		BUS 17	
6	0	0	BUS 18	1	x	BUS 18		x	BUS 18		BUS 18	
5	0	0	BUS 19	BUS 19	x	BUS 19		x	BUS 19		BUS 19	
4	0	0	BUS 20	BUS 20	x	BUS 20		x	BUS 20		BUS 20	
3	0	0	BUS 21	BUS 21	x	BUS 21		x	BUS 21		BUS 21	
2	0	0	BUS 22	BUS 22	x	BUS 22		x	BUS 22		BUS 22	
1	0	0	BUS 23	BUS 23	x	BUS 23		x	BUS 23		BUS 23	

TMX425

SIGNALS ON INTERNAL OUTPUT BUS

Fig. 2

R 20849

Figure


BUS No.	From LSTC's OUTGATE = 1		From MSTC's OUTGATE = 1	inf. is transferred to LSD by	
	8 bit	5 bit		SENSEOX transfer	IO address
1	b 1	1	b 1	x	
2	b 2	1	b 2	x	
3	b 3	0	b 3	x	
4	b 4	b 1	b 4	x	
5	b 5	b 2	b 5	x	
6	b 6	b 3	b 6	x	
7	b 7	b 4	b 7	x	
8	bP	b 5	bP	x	
9	0		0		
10	Time Out		Time Out	x	
11	Connected		Connected		x
12	Ready		Ready		x
13	HALF DUPLEX		End Buffer	x	
14	8 bit	7 bit	8 bit		
15	0		OVERRUN	x	
16	0		Carrier down	x	
17	0		DATA SET NOT READY	x	

IC BUS	DATA 8 bit sensextranf	DATA 5 bit	STATUS SENSE0	DEV. ITR. A ITR. REG. 0 CHAR ITR	DEV. ITR. B ITR. REG. 1 KEY ITR
0			END BUFFER	FIN DEV 1	INTV DEV 1
1	Parity Error			FIN DEV 2	INTV DEV 2
2			Time Out	FIN DEV 3	INTV DEV 3
3			OVERRUN	FIN DEV 4	INTV DEV 4
4			Carrier down	FIN DEV 5	INTV DEV 5
5			DATA SET NOT READY	FIN DEV 6	INTV DEV 6
6				FIN DEV 7	INTV DEV 7
7				FIN DEV 8	INTV DEV 8
8				FIN DEV 9	INTV DEV 9
9				FIN DEV 10	INTV DEV 10
10				FIN DEV 11	INTV DEV 11
11				FIN DEV 12	INTV DEV 12
12				FIN DEV 13	INTV DEV 13
13				FIN DEV 14	INTV DEV 14
14				FIN DEV 15	INTV DEV 15
15				FIN DEV 16	INTV DEV 16
16	IBB 8			CHAR ITR 17	
17	IBB 7				CALL ITR 17
18	IBB 6			CHAR ITR 18	
19	IBB 5	IBB 8			CALL ITR 18
20	IBB 4	IBB 7		CHAR ITR 19	
21	IBB 3	IBB 6			CALL ITR 19
22	IBB 2	IBB 5		CHAR ITR 20	
23	IBB 1	IBB 4			CALL ITR 20

TMX425
R 20692

SIGNALS GENERATED IN THE MTMX
TO THE LOW SPEED DATA CHANNEL
Figure

Fig. 4






RCSE : 44-R1 607
PP : 1:15
Editor : Knud Sørensen
Edited : April 1973


TIMING CHARTS
TMX 425
LOW/MEDIUM TELEMULTIPLEXER

Keywords: RC 4000, TMX 425 telemultiplexer, timing charts.

Abstracts: This paper contains a number of timing diagrams for some typical operations of the RC 4000 telemultiplexer, TMX 425.


TC1, LSTC, output operation	A 11191
TC2, LSTC, input operation	A 11192
TC3, MSTC, output operation, synchronous	R 20854
TC4, MSTC, output operation, synchronous	R 20855
TC5, MSTC, output operation, asynchronous	R 20856
TC7, MSTC, input operation, asynchronous	R 20857
TC8, MSTC, input operation, asynchronous	R 20858
TC10, MSTC, input operation, synchronous	R 20859
TC12, MSTC, rejected output operation	R 20860
TC13, MSTC, output operation	R 20861
TC14, MSTC, output operation	R 20862
TC15, MSTC, output-input operation	R 20863
TC16, MSTC, start of input operation	R 20864
TC17, MSTC, input operation	R 20865





NOTE 1 : This time is variable, and determined by the arrival of the leading edge of incoming data.

TRANSFER OF CHARACTERS IN SYNCHRONOUS MODE
PART I
Timing Chart



NOTE 1 : Time depending of the used modem (typ. 200mS).

NOTE 2 : After start up 6 SYN characters at all are transmitted.

NOTE 3 : Transmission of data characters from the buffer is started.

NOTE 4 : continue on TC4.


NOTE 5 : Serial data must be ready before the trailing edge of REQ CH. (a 35 uS pulse).

NOTE 6 : DURATION OF TIME STEPS IS BY :

2400 bps	417 uS
4800 bps	208 uS

NOTE 7 : The bit pattern for the ISO - SYN characters is shown.

NOTE 4



NOTE 1 : No valid 7SER DA RDY is received before the trailing edge of REQ CH. Therefore SYN - characters will be transferred until a valid ready signal is received.


NOTE 2 : Bit 4 - 5 - 6 of the SYN - character are transferred in this period.

NOTE 3 : Serial data must be ready before the trailing edge of REQ CH (a 35 uS pulse).

NOTE 4 : A valid 7SER DA RDY is received and transmission of data characters from the buffer is started.


NOTE 5 : Serial data must be ready before the trailing edge of REQ CH (a 35 uS pulse).

NOTE 6 : DURATION OF TIME STEPS IS BY : 2400 bps : 417 uS, 4800 bps : 208 uS



NOTE 1 : Duration of steps is by :
600 bps 1667 μs
1200 bps 834 μs

NOTE 2 : If no serial data is ready from the buffer card the REQ-CH (Request Character) pulse comes on every trailing edge of TRMCL. The length of REQ-CH is about 35 μs.




NOTE 1 : If a START ELEMENT SHORTER THAN A 1.4 bit-period is received, it will be ignored as shown.

NOTE 3 : Duration of steps is by :
600 bps = 52 μ S
1200 bps = 26 μ S.

NOTE 2 : This edge of RECEV'CL represent the bit - center.

INPUT OF DATA CHARACTERS IN ASYNCHRONOUS MODE
RECEIVER UNIT
Timing Chart



NOTE 1 : The time between the trailing edge of CLEAR and the trailing edge of START is max. 1 period. of 7HSCL (High Speed Clock - 3,3792 MC).


NOTE 4 : The duration of the time steps for RECVCL is by :
600 bps = 1667 uS
1200 bps = 834 uS

NOTE 2 : The Center of bit no. 3

NOTE 5 : CLEAR is generated when the MSTC is switched to receive mode.

NOTE 3 : 1 period of 7HSCL (3,3792 MC)

CHARACTER SYNCHORNIZATION IN SYNCHRONOUS MODE
RECEIVER UNIT
Timing Chart



NOTE 1 : The bit pattern for ISO - SYN character is shown.


NOTE 2 : The duration of the time steps for RECVCL is by :
2400 bps : 417 uS
4800 bps : 208 uS

NOTE 3 : 1 period of the High Speed Clock (3,3792 MC).

NOTE 4 : The timing chart is continued on TC11.

This clock is supplied from the connected modem.
The trailing edge corresponds to the bit-center, and the leading edge to data shift.

TRANSMITTING OF ONLY ONE CHARACTER
CONTROL UNIT AND BUFFER UNIT
Timing Chart




NOTE 1 : max 200mS after REQTS

NOTE 2 : 100mS after the last WRITE- command, starts a 500μS shift in the input buffer to look after some valid

NOTE 3 : This situation interrupts RC4000 with STATUS bit 0 END BUFFER true

NOTE 4 : Interrupt with STATUS bit END BUFFER false.

NOTE 5 : Continue on TC14



NOTE 1 : Interrupt with status bit 0 END BUFFER false and status bit 3 OVERRUN false.


NOTE 2 : This situation is indicated by STATUS bit 3 OVERRUN true

NOTE 3 : Depending upon the transmission speed

NOTE 4 : Shift in the Input Buffer to look after some valid data bits, is started by 100 msec. Timer or by SHIFT OUT depending upon The transmission speed.

NOTE 5 : Continue on TC15

STOP OF TRANSMIT MODE BY SENSE 1 AND READ COMMANDS
CONTROL UNIT AND BUFFER UNIT
Timing Chart




STOP OF TRANSMIT MODE BY READ - COMMAND
The controller switches to Receive - mode.

STOP OF TRANSMIT MODE BY
SENSE 1 - COMMAND.
The controller switches to neutral
mode.

NOTE 1 : Interrupt with status bit 0
END BUFFER true.

START OF RECEIVE - MODE CONTROL UNIT AND BUFFER UNIT

Timing Chart




NOTE 3 : Continue on IC17

NOTE 4 : Interrupt with Status bit 2
TIME OUT true.

NOTE 1 : This situation is indicated by status bit 0 END BUFFER true
No valid data character is transferred in this STATUS - WORD.

NOTE 2 : Interrupt with status bit 0
END BUFFER false.



NOTE 1 : Interrupt with Status bit 0
END BUFFER false

NOTE 2 : Interrupt with Status bit 2
TIME OUT true.

NOTE 3 : Interrupt with Status bit 0
END BUFFER true.



RCSL : 44-RT 610
PP : 1:35
Editor : Knud Sørensen
Edited : April 1973

LOGIC DIAGRAMS
TMX 425
LOW/MEDIUM SPEED TELEMULTIPLEXER


Keywords: RC 4000, TMX 425 telemultiplexer, logic diagrams


Abstract : This paper contains a complete set of Logic diagrams for the RC 4000 telemultiplexer, TMX 425.


CONTENTS




DWG.NO.

TMX01, I/O Bus interface	A 10977
TMX02, Address decoding	A 10978
TMX03, Command register	R 20866
TMX04, IOB 1-10	A 10980
TMX05, LSTC, transmit/receive register	R 20867
TMX06, LSTC, control circuits	R 20868
TMX07, MSTC, Receive unit	R 20869
TMX08, MSTC, Transmit unit	R 20870
TMX09, MSTC, Buffer unit	R 20871
TMX10, MSTC, Control unit	R 20872
TMX11, Character interrupt	R 20873
TMX12, Intervention interrupt	A 10988
TMX13, IIB1-8	A 10989
TMX14, IIB 10-14	R 20874
TMX15, multiplexer	R 10387
TMX16, I/O Bus interface	R 10386
TMX17, I/O Bus interface	A 10993
TMX18, power supervision	A 10994
TMX19, modem interface	R 20875
TMX20, modem interface	R 20876
TMX21, modem interface	R 20877
TMX22, modem interface	R 20878
TMX23, modem interface	R 20879
TMX24, modem interface	R 20880
TMX25, modem interface	R 20881
TMX26, modem interface	R 20882
TMX27, modem interface	R 20883
TMX28, modem interface	R 20884
TMX29, OCP drivers	R 10385
TMX30, Clock generator	R 10179
TMX31, Clock amplifiers	R 20885
TMX32, Clock gates	R 20886
TMX33, Carrier control	R 10367
TMX34, Search circuits, carrier control	R 20887











27-28-29-30-31-32-33-34
35-36-37-38-39-40-41-42




This logic diagram is valid for any of the 16 set of LSTC registers, if the letter X is replaced by the terminal No. (1 to 16).

53-54-55-56-57-58-59-60
61-62-63-64-65-66-67-68




This logic diagram is valid for any of the 16 LSTC control circuits if the letter X is replaced by the terminal No. (1 - 16).

72, 74, 76, 78




This Logic diagram is valid for any of the 4 MSTC terminal controllers if the letter X is replaced by the terminal no. (17 to 20).

71, 73, 75, 77




This Logic diagram is valid for any of the 4 MSTC terminal controllers, if the letter X is replaced by the terminal no. (17 to 20).





This Logic diagram is valid for any of the 4 MSTC terminal controllers, if the letter X is replaced by the terminal no. (17 to 20).


46, 48, 50, 52





This Logic diagram is valid for any of the 4
MSTC terminal controllers if the letter X
is replaced by the terminal no. (17 to 20).

























































CONTROL CIRCUITS FOR OPERATORS INDICATORS













PCBA LOCATION SURVEY AND
WIRING OF PLUGS FOR


TMX 425

LOW/MEDIUM SPEED TELEMULTIPLEXER.

Keywords : RC 4000, TMX 425 telemultiplexer, PCBA list, wiring list.

Abstract : This paper contains a PCBA location survey and a wiring list for the I/O BUS plugs and for the modem plugs for the RC 4000 telemultiplexer, TMX 425.

Placements of jacks, fig 6	A 21472
PCBA location survey, p.1 of 2	R 20 888
PCBA location survey, p.2 of 2	R 20 889
Wiring list for I/O BUS, plug 1510, p.1 of 2	A 21473
Wiring list for I/O BUS, plug 1510, p.2 of 2	A 21474
Wiring list for I/O BUS, plug 1511, p.1 of 2	A 21475
Wiring list for I/O BUS, plug 1511, p.2 of 2	A 21476
Wiring list for OCP, plug 1520	R 20 890
Wiring list for LSTC 1, plug 1521	R 20 891
Wiring list for LSTC 2, plug 1522	A 21480
Wiring list for LSTC 3, plug 1523	A 21481
Wiring list for LSTC 4, plug 1524	A 21482
Wiring list for LSTC 5, plug 1525	A 21507
Wiring list for LSTC 6, plug 1526	A 21508
Wiring list for LSTC 7, plug 1527	A 21484
Wiring list for LSTC 8, plug 1528	A 21485
Wiring list for LSTC 9, plug 1529	A 21486
Wiring list for LSTC 10, plug 1530	A 21487
Wiring list for LSTC 11, plug 1531	A 21488
Wiring list for LSTC 12, plug 1532	A 21489
Wiring list for LSTC 13, plug 1533	A 21490
Wiring list for LSTC 14, plug 1534	A 21491
Wiring list for LSTC 15, plug 1535	R 20 892
Wiring list for LSTC 16, plug 1536	A 21493
Wiring list for MSTC 1, plug 1537	R 20 893
Wiring list for MSTC 2, plug 1538	R 20 894
Wiring list for MSTC 3, plug 1539	R 20 895
Wiring list for MSTC 4, plug 1540	R 20 896



POS. NO.	PCBA NO.	CIRCUITS ON THE PCBA
----------	----------	----------------------

1	RC0890-1	11 DB402 - 1 DB403
2	RC0839-40	7 AC404
3	RC 0834-1	12 AC401
4	RC3032-1	12 AD401
5	RC0835-1	6 BC401
6	RC3051-1	1 AJ453
7	RC0834-44	8 AC401 - 1 AJ451
8	RC0897-1	10 DC405
9	RC0897-1	10 DC405
10	RC0898-1	1 DB406
11	RC0898-1	1 DB406
12	RC0898-1	1 DB406
13	RC0898-1	1 DB406
14	RC0834-1	12 AC401
15	RC0834-1	12 AC401
16	RC3032-1	12 AD401
17	RC0834-44	8 AC401 - 1 AJ451
18	RC3032-1	12 AD401
19	RC0834-1	12 AC401
20	RC3032-1	12 AD401
21	RC3054-1	1 BG450
22	RC3054-1	1 BG450
23	RC3054-1	1 BG450
24	RC3054-1	1 BG450
25	RC3054-1	1 BG450
26	RC3054-1	1 BG450

POS. NO.	PCBA NO.	CIRCUITS ON THE PCBA
----------	----------	----------------------

27	RC3128-1	1 SA451
28	RC3128-1	1 SA451
29	RC3128-1	1 SA451
30	RC3128-1	1 SA451
31	RC3128-1	1 SA451
32	RC3128-1	1 SA451
33	RC3128-1	1 SA451
34	RC3128-1	1 SA451
35	RC3128-1	1 SA451
36	RC3128-1	1 SA451
37	RC3128-1	1 SA451
38	RC3128-1	1 SA451
39	RC3128-1	1 SA451
40	RC3128-1	1 SA451
41	RC3128-1	1 SA451
42	RC3128-1	1 SA451
43	RC3125-1	7 AA451 - 3 AH452 - 1 AC401
44	RC3125-1	7 AA451 - 3 AH452 - 1 AC401
45	RC2064-1	Medium speed BUFFER
46	RC2067-1	Medium speed CONTROL
47	RC2064-1	Medium speed BUFFER
48	RC2067-1	Medium speed CONTROL
49	RC2064-1	Medium speed BUFFER
50	RC2067-1	Medium speed CONTROL
51	RC2064-1	Medium speed BUFFER
52	RC 2067-1	Medium speed CONTROL

POS. NO.	PCBA NO.	CIRCUITS ON THE PCBA
----------	----------	----------------------

53	RC3041-1	1 SA450
54	RC3041-1	1 SA450
55	RC3041-1	1 SA450
56	RC3041-1	1 SA450
57	RC3041-1	1 SA450
58	RC3041-1	1 SA450
59	RC3041-1	1 SA450
60	RC3041-1	1 SA450
61	RC3041-1	1 SA450
62	RC3041-1	1 SA450
63	RC3041-1	1 SA450
64	RC3041-1	1 SA450
65	RC3041-1	1 SA450
66	RC3041-1	1 SA450
67	RC3041-1	1 SA450
68	RC3041-1	1 SA450
69	RC0860-2	4 DD402
70	RC0849-1	1 AA401
71	RC2066-1	Medium speed TRANSMITTER
72	RC2065-1	Medium speed RECEIVER
73	RC2066-1	Medium speed TRANSMITTER
74	RC2065-1	Medium speed RECEIVER
75	RC2066-1	Medium speed TRANSMITTER
76	RC2065-1	Medium speed RECEIVER
77	RC2066-1	Medium speed TRANSMITTER
78	RC2065-1	Medium speed RECEIVER

POS. NO.	PCBA NO.	CIRCUITS ON THE PCBA
----------	----------	----------------------

79	RC2070-1	12 DC 422
80	RC2070-1	12 DC 422
81	RC2070-1	12 DC 422
82	RC2070-1	12 DC 422
83	RC2070-1	12 DC 422
84	RC2070-1	12 DC 422
85	RC0834-45	9 AC450
86	RC0834-45	9 AC450
87	RC0834-1	12 AC401
88	RC0834-1	12 AC401
89	RC3052-2	8 DA455
90	RC3052-2	8 DA455
91	RC0834-1	12 AC401
92	RC3140-1	
93	RC0890-1	11 DB402 - 1 DB403
94	RC3032-1	12AD401
95	RC0835-1	6BC401
96	RC0834-1	12 AC401
97	RC2070-1	12 DC 422
98	RC2070-1	12 DC 422
99	RC0834-1	12 AC401
100	RC3052-2	8 DA455
101	RC3052-2	8 DA455
102	RC0835-1	6 BC401
103	RC3066-6	1 FF453 - 1 FF452 - 1 DD451
104	RC3160-1 RC2069-1	DC - DC Converter *

Note : PCBA RC 3160-1 in position 104 has in the later multiplexers been replaced by PCBA RC 2069-1. The two PCBA's are directly interchangeable, and the RC 3160-1 should be replaced by RC 2069-1 in case of troubles.

J 1510

ELCO Verilock Receptacle, type 8016-090, code -

PIN	GEN. ADR.	SIGNAL NAME
A	11A8	IO BUS 0
B	11-7	
C	11B6	IO BUS 1
D	11-5	
E	11C4	IO BUS 2
F	11-3	
H	11D2	IO BUS 3
J	11-1	
K	11E41	IO BUS 4
L	11-40	
M	11F39	IO BUS 5
N	11-38	
P	11G37	IO BUS 6
R	11-36	
S	11H35	IO BUS 7
T	11-34	
U	12A8	IO BUS 8
V	12-7	
W	12B6	IO BUS 9
X	12-5	
Y	12C4	IO BUS 10
Z	12-3	
AA	12D2	IO BUS 11
AB	12-1	
AC	12E41	IO BUS 12
AD	12-40	
AE	12F39	IO BUS 13
AF	12-38	
AH	12G37	IO BUS 14
AJ	12-36	
AK	12H35	IO BUS 15
AL	12-34	
AM	13A8	IO BUS 16
AN	13-7	
AP	13B6	IO BUS 17
AR	13-5	
AS	13C4	IO BUS 18
AT	13-3	
AU	13D2	IO BUS 19
AV	13-1	
AW	13E41	IO BUS 20
AX	13-40	
AY	13F39	IO BUS 21
AZ	13-38	
BA	13G37	IO BUS 22
BB	13-36	

PIN	GEN. ADR	SIGNAL NAME
BC	13H35	IO BUS 23
BD	13-34	
BE	8-5	IO ENABLE
BF	8-4	
BH	8-6	IO ADDRESS
BJ	8-7	
BK	8-11	IO ACTIVATE
BL	8-10	
BM	8-12	IO TRANSFER
BN	8-13	
BP	10B6	IO CONNECTED
BR	10-5	
BS	10A8	IO READY
BT	10-7	
BU	10C4	DEV INTERRUPT A
BV	10-3	
BW	10D2	DEV INTERRUPT B
BX	10-1	
BY	1511-BU	
BZ	1511-BV	
CA	1511-BW	
CB	1511-BX	
CC	1511-BY	
CD	1511-BZ	
CE	1511-CA	
CF	1511-CB	
CH	1511-CC	
CJ	1511-CD	
CK	1511-CE	
CL	1511-CF	
CM	1511-CH	
CN	1511-CJ	
CP	1511-CK	
CR	1511-CL	
CS	1511-CM	
CT	1511-CN	
CU	1511-CP	
CV	1511-CR	
CW		0V
CX		0V
CY		0V
CZ		0V
DA		SHIELD
DB		SHIELD

J 1511

ELCO Varilock Receptacle type 8016-090 code

PIN	GEN ADR	SIGNAL NAME
A	11A8	IO BUS 0
B	11-7	
C	11B6	IO BUS 1
D	11-5	
E	11C4	IO BUS 2
F	11-3	
H	11D2	IO BUS 3
J	11-1	
K	11E41	IO BUS 4
L	11-40	
M	11F39	IO BUS 5
N	11-38	
P	11G37	IO BUS 6
R	11-36	
S	11H35	IO BUS 7
T	11-34	
U	12A8	IO BUS 8
V	12-7	
W	12B6	IO BUS 9
X	12-5	
Y	12C4	IO BUS 10
Z	12-3	
AA	12D2	IO BUS 11
AB	12-1	
AC	12E41	IO BUS 12
AD	12-40	
AE	12F39	IO BUS 13
AF	12-38	
AH	12G37	IO BUS 14
AJ	12-36	
AK	12H35	IO BUS 15
AL	12-34	
AM	13A8	IO BUS 16
AN	13-7	
AP	13B6	IO BUS 17
AR	13-5	
AS	13C4	IO BUS 18
AT	13-3	
AU	13D2	IO BUS 19
AV	13-1	
AW	13E41	IO BUS 20
AX	13-40	
AY	13F39	IO BUS 21
AZ	13-38	
BA	13G37	IO BUS 22
BB	13-36	

PIN	GEN. ADR	SIGNAL NAME
BC	13H35	IO BUS 23
BD	13-34	
BE	8-5	IO ENABLE
BF	8-4	
BH	8-6	IO ADDRESS
BJ	8-7	
BK	8-11	IO ACTIVATE
BL	8-10	
BM	8-12	IO TRANSFER
BN	8-13	
BP	10B6	IO CONNECTED
BR	10-5	
BS	10A8	IO READY
BT	10-7	
BU	1510-BY	
BV	1510-BU	
BW	1510-CA	
BX	1510-CB	
BY	1510-CC	
BZ	1510-CD	
CA	1510-CE	
CB	1510-CF	
CC	1510-CH	
CD	1510-CJ	
CE	1510-CK	
CF	1510-CL	
CH	1510-CM	
CJ	1510-CN	
CK	1510-CP	
CL	1510-CR	
CM	1510-CS	
CN	1510-CT	
CP	1510-CU	
CR	1510-CV	
CS	10C4	DEV INTERRUPT A
CT	10-3	
CU	10D2	DEV INTERRUPT B
CV	10-1	
CW		0V
CX		0V
CY		0V
CZ		0V
DA		SHIELD
DB		SHIELD

J1520

ELCO Varilock Receptacle, type 8016-038, code -

PIN	GENADR	SIGNAL NAME
A	69B7	- OPERATING
B	69-5	0V
C	69A3	- (REMOTE & CONNECTED)
D	69-4	0V
E		
F		
H		
J		
K		
L		
M		
N		
P		
R		
S		
T		
U		
V		
W		
X		
Y		
Z		
AA		
BB		
CC		
DD		
EE		
FF		
HH		
JJ		
KK		
LL		
MM		
NN		
PP		
RR		
SS		SHIELD
TT		SHIELD

J1521 ELCC Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 1
B		0V
C	89A4	103 TRANSMITTED DATA
D	89-3	0V
E		106 READY FOR SENDING 1
F		0V
H		107 DATA SET READY 1
J		0V
K		109 DATA CARRIER DETECTOR 1
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 1
T	92B4 H 24	1600 HZ 9600 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1521

J1522		
ELCC Variolock Receptacle, type 8016-020 code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 2
B		0V
C	89B6	103 TRANSMITTED DATA 2
D	89-5	0V
E		106 READY FOR SENDING 2
F		0V
H		107 DATA SET READY 2
J		0V
K		109 DATA CARRIER DETECTOR 2
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 2
T	92B4 H 24	1600 HZ 9600 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

AS1
 Section T - Subchannel

J1523 ELCC Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 3
B		0V
C	89C8	103 TRANSMITTED DATA 3
D	89-7	0V
E		106 READY FOR SENDING 3
F		0V
H		107 DATA SET READY 3
J		0V
K		109 CARRIER DETECTOR 3
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 3
T	92B4 92F2	1600 HZ 7000 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1524 ELCC Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 4
B		0V
C	89D10	103 TRANSMITTED DATA 4
D	89-9	0V
E		106 READY FOR SENDING 4
F		0V
H		107 DATA SET READY 4
J		0V
K		109 DATA CARRIER DETECTOR 4
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 4
T	92B4 H24	1600 HZ <i>9600 HZ</i>
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1525 ELCC Varilock Receptacle, type 8016-020 code -		
PIN	GEN ADR	SIGNAL NAME
A		104 RECEIVED DATA 5
B		0V
C	89E40	103 TRANSMITTED DATA 5
D	89-39	0V
E		106 READY FOR SENDING 5
F		0V
H		107 DATA SET READY 5
J		0V
K		109 DATA CARRIER DETECTOR 5
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 5
T	92B4H24	1600 HZ 9600 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1526 ELCC Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 6
B		0V
C	89F38	103 TRANSMITTED DATA 6
D	89-37	0V
E		106 READY FOR SENDING 6
F		0V
H		107 DATA SET READY 6
J		0V
K		109 DATA CARRIER DETECTOR 6
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 6
T	92B41424	1600 HZ ^{9600 HZ}
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1527		
ELCO Varilock Receptacle, type 8016-020 code		
PIN	GEN. ADR	SIGNAL NAME
A		104 RECEIVED DATA 7
B		0V
C	89G36	103 TRANSMITTED DATA 7
D	89-35	0V
E		106 READY FOR SENDING 7
F		0V
H		107 DATA SET READY 7
J		0V
K		109 DATA CARRIER DETECTOR 7
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 7
T	92B4 H 24	1600 HZ 9600 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1528		
ELCO Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 8
B		0V
C	89H34	103 TRANSMITTED DATA 8
D	89-33	0V
E		106 READY FOR SENDING 8
F		0V
H		107 DATA SET READY 8
J		0V
K		109 DATA CARRIER DETECTOR 8
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 8
T	92B4H24	1600 HZ 9600 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1529 ELCC Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 9
B		0V
C	90A4	103 TRANSMITTED DATA 9
D	90-3	0V
E		106 READY FOR SENDING 9
F		0V
H		107 DATA SET READY 9
J		0V
K		109 DATA CARRIER DETECTOR 9
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 9
T	92B4 #24	1600 HZ <i>9600 HZ</i>
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J 1530 ELCO Marilock Receptacle, type 8016-020 code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 10
B		0V
C	90B6	103 TRANSMITTED DATA 10
D	90-5	0V
E		106 READY FOR SENDING 10
F		0V
H		107 DATA SET READY 10
J		0V
K		109 DATA CARRIER DETECTOR 10
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 10
T	92B4 1124	1600 HZ <i>9200 HZ</i>
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1531		
ELCO Verilock Receptacle, type 8016-020 code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 11
B		0V
C	90C8	103 TRANSMITTED DATA 11
D	90-7	0V
E		106 READY FOR SENDING 11
F		0V
H		107 DATA SET READY 11
J		0V
K		109 DATA CARRIER DETECTOR 11
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 11
T	92B4 HZ	1600 HZ <i>9600 HZ</i>
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1532 ELCO Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 12
B		0V
C	90D10	103 TRANSMITTED DATA 12
D	90-9	0V
E		106 READY FOR SENDING 12
F		0V
H		107 DATA SET READY 12
J		0V
K		109 DATA CARRIER DETECTOR 12
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 12
T	92B4 H24	1600 HZ <i>silver 112</i>
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

TMX425

A21489

J1532

Jacklist

J 1533 ELCC Varilock Receptacle, type 8015-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 13
B		0V
C	90E40	103 TRANSMITTED DATA 13
D	90-39	0V
E		106 READY FOR SENDING 13
F		0V
H		107 DATA SET READY 13
J		0V
K		109 DATA CARRIER DETECTOR 13
L		0V
M		8 BIT ELEMENTS
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 13
T	92P4 H24	1600 HZ 9100 HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

TMX425

A21490

J 1533

Jack list

J1534 ELCC Variolock Receptacle, type 8016-020, code -		
PIN	GENL. ADP.	SIGNAL NAME
A		104 RECEIVED DATA 14
B		0V
C	90F38	103 TRANSMITTED DATA 14
D	90-37	0V
E		106 READY FOR SENDING 14
F		0V
G		107 DATA SET READY 14
H		0V
J		109 DATA CARRIER DETECTOR 14
K		0V
L		8 BIT ELEMENT
M		0V
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 14
T	92B4 HZ	1600 HZ ^{916.00} HZ
U	92C6	3200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J1535		
ELCO Varilock Receptacle, type 8016-020, code -		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 15
B		0V
C	90G36	103 TRANSMITTED DATA 15
D	90-35	0V
E		106 READY FOR SENDING 15
F		0V
H		107 DATA SET READY 15
J		0V
K		109 DATA CARRIER DETECTOR 15
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 15
T	92B4 424	1600 HZ 5700 HZ 153.6 KH _z ↓ 9600 HZ
U	92C6M 32	3200 HZ 19.200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

TMX425

R 20892

Jacklist

J1535

J1536 ELCO Variolock Receptacle, type 8016-020, code		
PIN	GEN. ADR.	SIGNAL NAME
A		104 RECEIVED DATA 16
B		0V
C	90H34	103 TRANSMITTED DATA 16
D	90-33	0V
E		106 READY FOR SENDING 16
F		0V
H		107 DATA SET READY 16
J		0V
K		109 DATA CARRIER DETECTOR 16
L		0V
M		8 BIT ELEMENT
N		0V
P		HALF DUPLEX
R		0V
S		DEVICE CLOCK 16
T	92B4 HZ	1600 HZ 5000 HZ 153.6 KHz 9600 Hz
U	9286 M32	3200 HZ 19200 HZ
V	92K28	3520 HZ
W	92D8	6400 HZ
X		SHIELD

J 1537

ELCO Varilock Receptacle, type 8016-038, code -

PIN	GEN.ADR	SIGNAL NAME
A	100A4	103 TRANSMITTED DATA 17
B	100-3	0V
C		104 RECEIVED DATA 17
D		0V
E	100B6	105 REQUEST TO SEND 17
F	100-5	0V
H		106 READY FOR SENDING 17
J		0V
K		107 DATA SET READY 17
L		0V
M	100C8	108 CONNECT DATA SET TO LINE 17
N	100-7	0V
P		109 DATA CARRIER DETECTOR 17
R		0V
S		114 TRANSMIT CLOCK 17
T		0V
U		115 RECEIVE CLOCK 17
V		0V
W		125 CALLING INDICATOR 17
X		0V
Y		
Z		
AA		
BB		
CC		
DD		
EE		
FF		0V
HH		
JJ		0V
KK		- ASYNCR 17
LL		0V
MM		SEL CLA 17
NN		0V
PP		SEL CLB 17
RR		0V
SS		SHIELD
TT		SHIELD

TMX425

J1537

R 20893

Jacklist

J1538

ELCO Verilock Receptacle, type 8016-038, code

PIN	GEN.ADR	SIGNAL NAME
A	100E40	103 TRANSMITTED DATA 18
B	100-39	0V
C		104 RECEIVED DATA 18
D		0V
E	100F38	105 REQUEST TO SEND 18
F	100-73	0V
H		106 READY FOR SENDING 18
J		0V
K		107 DATA SET READY 18
L		0V
M	100G36	108 CONNECT DATA SET TO LINE 18
N	100-35	0V
P		109 DATA CARRIER DETECTOR 18
R		0V
S		114 TRANSMIT CLOCK 18
T		0V
U		115 RECEIVE CLOCK 18
V		0V
W		125 CALLING INDICATOR 18
X		0V
Y		
Z		
AA		
BB		
CC		
DD		
EE		
FF		0V
HH		
JJ		0V
KK		- ASYNCR 18
LL		0V
MM		SEL CLA 18
NN		0V
PP		SEL CLB 18
RR		0V
SS		SHIELD
TT		SHIELD

TMX425

J1538

R 20894

Jacklist

J1539

ELCO Varilock Receptacle, type 8016-038, code -

PIN	GEN.ADR	SIGNAL NAME
A	101A4	103 TRANSMITTED DATA 19
B	101-3	0V
C		104 RECEIVED DATA 19
D		0V
E	101B6	105 REQUEST TO SEND 19
F	101-5	0V
H		106 READY FOR SENDING 19
J		0V
K		107 DATA SET READY 19
L		0V
M	101C8	108 CONNECT DATA SET TO LINE 19
N	101-7	0V
P		109 DATA CARRIER DETECTOR 19
R		0V
S		114 TRANSMIT CLOCK 19
T		0V
U		115 RECEIVE CLOCK 19
V		0V
W		125 CALLING INDICATOR 19
X		0V
Y		
Z		
AA		
BB		
CC		
DD		
EE		
FF		0V
HH		
JJ		0V
KK		- ASYNCR 19
LL		0V
MM		SEL CLA 19
NN		0V
PP		SEL CLB 19
RR		0V
SS		SHIELD
TT		SHIELD

J1540

ELCO Varilock Receptacle, type 8016-038, code -

PIN	GENADR	SIGNAL NAME
A	101E40	103 TRANSMITTED DATA 20
B	101-39	0V
C		104 RECEIVED DATA 20
D		0V
E	101F38	105 REQUEST TO SEND 20
F	101-37	0V
H		106 READY FOR SENDING 20
J		0V
K		107 DATA SET READY 20
L		0V
M	101G36	108 CONNECT DATA SET TO LINE 20
N	101-35	0V
P		109 DATA CARRIER DETECTOR 20
R		0V
S		114 TRANSMIT CLOCK 20
T		0V
U		115 RECEIVE CLOCK 20
V		0V
W		125 CALLING INDICATOR 20
X		0V
Y		
Z		
AA		
BB		
CC		
DD		
EE		
FF		0V
HH		
JJ		0V
KK		- ASYNCR 20
LL		0V
MM		SEL CLA 20
NN		0V
PP		SEL CLB 20
RR		0V
SS		SHIELD
TT		SHIELD

TMX425

J1540

R 20896

Jucklist



RCSL : 44-RT 612
PP : 1:48
Editor : Knud Sørensen
Edited : April 1973

DESCRIPTION OF SIGNALNAMES

TMX 425

LOW/MEDIUM SPEED TELEMULTIPLEXER

Keywords : RC 4000, TMX 425 telemultiplexer, signal list.

Abstract : This paper contains a complete list of the names used for signals in the logic diagrams for the RC 4000 telemultiplexer, TMX 425, together with a short explanation for each signal name.

SIGNAL NAME	REFERENCE	DESCRIPTION
103 TRANSMITTED DATA X	TMX 23	This name represents the 20 data signals which are sent to the terminals. The data terminal equipment will hold circuit 103 in the binary 1 condition during any time interval between characters, and at all other times when no data are to be transmitted via the data channel. The data terminal will not transfer data on circuit 103 unless an ON condition is present on all of the following four circuits: 105 - Request to Send 106 - Ready For Sending 107 Data Set Ready 108 Connect to Line
	TMX 24	
	TMX 25	
	TMX 26	
	TMX 27	
	TMX 28	
	J 1521 to J 1540	
104 RECEIVED DATA X	J 1521 to J 1540	This name represents 20 signals. One from each of the 20 modems. Namely, the incoming data from 20 terminals before they reach the level converters. Low level corresponds to a logical "1". High level corresponds to a logical "0".
	TMX 23	
	TMX 24	
	TMX 25	
	TMX 26	
	TMX 27	
	TMX 28	

SIGNAL NAME	REFERENCE	DESCRIPTION
105 REQUEST TO SEND X	TMX 25	This name represents four signals. One to each of the four MSTC-modems. In the cables to LSTC-modems this signal is strapped to logical 1. High level causes the modem to transmit carrier signal Low level blocks the carrier signal.
	TMX 26	
	TMX 27	
	TMX 28	
	J1537-J1540	
106 READY FOR SENDING X	J 1521 J 1540	This name represents 20 signals. One from each of the 20 modems. They indicate that the modem is ready to transmit on the line.
	TMX 19	
	TMX 20	
	TMX 21	
	TMX 22	
	TMX 25	
	TMX 26	
	TMX 27	
	TMX 28	
107 DATA SET READY X	J 1521 J 1540	This name represents 20 signals. One from each of the 20 modems. They indicate that the modems are connected to the line.
	TMX 19	
	TMX 20	
	TMX 21	
	TMX 22	
	TMX 25	
	TMX 26	
	TMX 27	
	TMX 28	

SIGNAL NAME	REFERENCE	DESCRIPTION
108 CONNECT TO LINE X	TMX 25	This name represents four signals. One from each MSTC. Signals on this circuit control switching of the signal conversion to or from the line. High level causes the modem to connect to the communication channel. Low level causes the modem to dis- connect from the communication channel.
	TMX 26	
	TMX 27	
	TMX 28	
	J 1537 to J 1540	
109 DATA CARRIER DETECTOR X	J 1521 J 1540	This name represents 20 signals. One from each of the 20 modems They indicate that the modem receives the carrier frequency from the other end.
	TMX 19	
	TMX 20	
	TMX 21	
	TMX 22	
	TMX 34	
114 TRANSMIT CLOCK X	J 1537 to J 1540	This name represents four signals. One from each MSTC-modem. The condition on this circuit is ON and OFF for nominally equal periods of time. A data signal shall be present on circuit 103 (Transmitted Data) in which the transitions between signal elements nominally occur at the time of the transitions from OFF to ON condition of circuit 114. The transitions from ON to OFF corresponds to the centre of the signal elements.
	TMX 25	
	TMX 26	
	TMX 27	
	TMX 28	

SIGNAL NAME	REFERENCE	DESCRIPTION
115 RECEIVE CLOCK X	J 1537 to J 1540 TMX 25 TMX 26 TMX 27 TMX 28	This name represents four signals. One from each MSTC-modem. The condition on this circuit will be ON and OFF for nominally equal periods of time, and a transition from ON to OFF condition shall nominally indicate the centre of each signal element on circuit 104 (RECEIVED DATA).
125 CALLING INDICATOR X	J 1537 to J 1540 TMX 25 TMX 26 TMX 27 TMX 28	MSTC-modem signals. Signals on this circuit indicate whether a calling signal is being received by the modem. The ON condition indicates that a calling signal is being received. The OFF condition indicates that no calling signal is being received.
1 A	TMX 15 TMX 16	Transfer status END BUFFER and INTERRUPT INFORMATION for DEV 1 on IO BUS 0.
2 A	TMX 15 TMX 16	Transfer status PARITY ERROR and INTERRUPT INFORMATION for DEV 2 on IO BUS 1.

SIGNAL NAME	REFERENCE	DESCRIPTION
3 A	TMX 15 TMX 16	Transfer status TIME OUT and INTERRUPT INFORMATION for DEV 3 on IO BUS 2.
4 A	TMX 15 TMX 16	Transfer status OVERRUN and INTERRUPT INFORMATION for DEV 4 on IO BUS 3.
5 A	TMX 15 TMX 16	Transfer INTERRUPT INFORMATION for DEV 5 on IO BUS 4.
16 A	TMX 15 TMX 17	Transfer of INTERRUPT INFORMATION for DEV 17 and IBB8 (for 8 BIT : = 1) on IO BUS 16.
17 A	TMX 15 TMX 17	Transfer of IBB7 (for 8 BIT : = 1) on IO BUS 17.
18 A	TMX 15 TMX 17	Transfer of INTERRUPT INFORMATION for DEV 18 and IBB6 (for 8 BIT : = 1) on IO BUS 18.

SIGNAL NAME	REFERENCE	DESCRIPTION
19 A	TMX 15 TMX 17	Transfer of IBB5 (for 8 BIT : = 1) and IBB8 (for 8 BIT : = 0) on IO BUS 19.
20 A	TMX 15 TMX 17	Transfer of INTERRUPT INFORMATION for DEV 19 on IO BUS 20.
20 B	TMX 15 TMX 17	Transfer of IBB4 (for 8 BIT : = 1) and IBB7 (8 BIT : = 0) on IO BUS 20.
21 A	TMX 15 TMX 17	Transfer of IBB3 (for 8 BIT : = 1) and IBB6 (for 8 BIT : = 0) on IO BUS 21.
22 A	TMX 15 TMX 17	Transfer of INTERRUPT INFORMATION for DEV 20 on IO BUS 22.
22 B	TMX 15 TMX 17	Transfer of IBB2 (for 8 BIT : = 1) and IBB5 (for 8 BIT : = 0) on IO BUS 22.
23 A	TMX 15 TMX 17	Transfer of IBB1 (for 8 BIT : = 1) and IBB4 (for 8 BIT : = 0) on IO BUS 23.

SIGNAL NAME	REFERENCE	DESCRIPTION
3.3792 MHz	TMX 30 TMX 31	Clock-frequency.
1.6896 MHz	TMX 30 TMX 31	Clock-frequency.
1.6 KHz	TMX 30 J 1521 to J 1536	See below.
3.2 KHz	TMX 30 J 1521 to J 1536	See below.
3.52 KHz	TMX 30 J 1521 to J 1540	See below
6.4 KHz	TMX 30 J 1521 to J 1540	The signals 1.6 KHz to 6.4 KHz are clock frequencies for the LSTC controllers. They are sent to all controllers so that each terminal can select the speed by returning the proper clock as DEVICE CLOCK.

SIGNAL NAME	REFERENCE	DESCRIPTION
50 Hz	TMX 30 TMX 10	Clock frequency for the counter to look after that DSRDY is true before 300 ms after $\bar{\tau}$; NEUTRM goes high.
6.25 Hz	TMX 30 TMX 06 TMX 10	LSTC: Clock pulse for the circuit which inhibits input if input is not synchronized with RC 4000. MSTC: Clock pulse for the TIME OUT circuit.
1.56	TMX 30 TMX 06	Clock pulse for the TIME OUT circuit (LSTC).
8 BIT ELEMENT	J 1521 J 1536 TMX 06	When this line is left open in the cable for the terminal, the terminal must send and accept 8 bit codes. With the line shortened to ground, the terminal must send and accept 5 bit codes.
8 BIT	TMX 14 TMX 04 TMX 13 TMX 15	Indicates that the selected terminal uses 8 bit codes. Always true when a MSTC terminal is selected.

SIGNAL NAME

REFERENCE

DESCRIPTION

7 8 BIT

TMX 14

Indicates that the selected

TMX 04

terminal uses 5 bit codes.

TMX 15

SIGNAL NAME	REFERENCE	DESCRIPTION
ACTIVE	TMX 02 TMX 04	True when a device in TMX 425 has been addressed. Cleared on the trailing edge of ENABLE.
$\overline{7}$ ACTIVE	TMX 02 TMX 01	The internal representation of IO ACTIVATE. Used as strobe pulse in the Command Register.
ADDRESS	TMX 01 TMX 04	The internal representation of IO ADDRESS.
$\overline{7}$ ADDRESS	TMX 01 TMX 02 TMX 04	See above.
$\overline{7}$ ADDRESS & 8 BIT	TMX 04	True during the NOT IO ADDRESS PHASE when 8 bit codes are used.
$\overline{7}$ ADDRESS & $\overline{7}$ 8 BIT	TMX 04	True during the NOT IO ADDRESS phase when 5 bit codes are used.
$\overline{7}$ (ADDRESS & $\overline{7}$ 8 BIT)	TMX 04	True during the IO ADDRESS phase when 5 bit codes are used.

SIGNAL NAME

REFERENCE

DESCRIPTION

ASYNCR X

TMX 08

Same as above.

TMX 07

7 ASYNCR X

J 1537 J 1540

7 ASYNChRonous mode X.

TMX 07

One signal in each MSTC.

TMX 08

Strapped to ground if Asynchronous

TMX 09

transmission mode is wanted.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 BIT REQ X	TMX 08 TMX 09	This name represents four signals. One in each MSTC. 7 BIT REQuest. Whenever the buffer system has answered 7 SER DA RDY, this clock signal is started requesting a whole character bit for bit.
BUFFER CL	TMX 31 TMX 09	422,4 Khz clock
BUS 10	TMX 01 TMX 02	See below.
BUS 11	TMX 01 TMX 02	See below.
BUS 12	TMX 01 TMX 02	See below.
BUS 13	TMX 01 TMX 02	See below.

SIGNAL NAME	REFERENCE	DESCRIPTION
BUS 14	TMX 01 TMX 02	See below.
BUS 15	TMX 01 TMX 02	See below.
BUS 16	TMX 01 TMX 02	See below.
BUS 17	TMX 01 TMX 02 TMX 04	See below.
BUS 18	TMX 01 TMX 04	See below.
BUS 19	TMX 01 TMX 04	See below.
BUS 20	TMX 01 TMX 04	See below.
BUS 21	TMX 01 TMX 03 TMX 04	See below.

SIGNAL NAME	REFERENCE	DESCRIPTION
BUS 22	TMX 01	See below.
	TMX 03	
	TMX 04	
BUS 23	TMX 01	See below.
	TMX 03	
	TMX 04	
BUS P	TMX 01	The signals BUS 10 to BUS P are the internal representation of the IO BUS LINES 10 to 23. BUS P is the parity of BUS 17 to BUS 23. During IO ADDRESS BUS 10 to 17 carries the device address, while BUS 18 to 23 carries the command. Possible output data are carried on BUS 17 to 23 during IO TRANSFER.
	TMX 04	

SIGNAL NAME	REFERENCE	DESCRIPTION
CALL ITR X	TMX 12	CALLing InTeRrupt X. This name represents four signals. One from each MSTC. They are generated by the interrupt expander and indicate which terminals wanted to interrupt on calling indicator.
	TMX 17	
CALL X	TMX 25	This name represents four signals. One from each MSTC. The modem signal CALLING INDICATOR after passing the level converters.
	TMX 26	
	TMX 27	
	TMX 28	
	TMX 12	
CHAR ITR	TMX 11	CHARacter InTeRrupt. True if at least 1 bit is set up in the interrupt register 0. Reset on the trailing edge of ENABLE after the ITR REG 0 has been selected.
	TMX 16	
CHAR ITR X	TMX 11	CHARacter InTeRrupt X. This name represents four signals. One from each MSTC. They are generated by the interrupt expanders if the signal ITR 1 has set up 1 bit in these expanders.
	TMX 15	

SIGNAL NAME	REFERENCE	DESCRIPTION
CH LENGTH 0 X	J 1537 J 1540	This name represents four signals. One in each MSTC. The least significant bit in the 2 bit code used to select the wanted numbers of bits/character.
CH LENGTH 1 X	J 1537 J 1540 TMX 07 TMX 08	Same as above, but the most significant bit. bits/character : = $5 + (\text{CH LENGTH } 0 \text{ X} \times 2^0 + \text{CH LENGTH } 1 \text{ X} \times 2^1)$.
CLEAR X	TMX 10 TMX 07 TMX 09	This name represents four signals. One in each MSTC. True in a period of 500 us after setting up transmit or receive mode. Gives the signal $\bar{\gamma}$ FILL BUFFER.
$\bar{\gamma}$ CLEAR X	TMX 10 TMX 07	Same as above. Used to bring the receiver in NOT SYN MODE.
CLOCK X	TMX 07 TMX 32	This name represents four signals. One in each MSTC. Used to generate the transmit clock in synchronons mode.
CONNECTED	TMX 14 TMX 16	LSTC: True when the selected LSTC has a terminal connected to it. MSTC: A MSTC is always connected The interrupt registers are always connected.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 DA 1 X .. 7 DA 8 X	TMX 07	Represents parallel information outputs from the Receiver Unit. Must be strobed with the signal RECVD DA RDY.
7 DATA REC X	TMX 23 TMX 24 TMX 06	This name represents 16 signals, namely the incoming data from the 16 terminals after it has passed the level converters.
DCE READY X	TMX 19 TMX 20 TMX 21 TMX 22 TMX 06	See below.
7 DCE READY X	TMX 19 TMX 20 TMX 21 TMX 22 TMX 29	This name represents 16 ready signals from the modems. The three ready signals from each modem are ored together to give a DCE READY signal.
DEVICE CLOCK X	J 1521 ... J 1536 TMX 06	Clock frequency for a LSTC.

SIGNAL NAME	REFERENCE	DESCRIPTION
DEV INTERRUPT A	TMX 16 J 1510 J 1511	IO BUS signal for CHAR ITR.
DEV INTERRUPT B	TMX 16 J 1510 J 1520	IO BUS signal for KEY ITR.
DSRDY X	TMX 25 TMX 26 TMX 27 TMX 28 TMX 10	See below.
7 DSRDY X	TMX 25 TMX 26 TMX 27 TMX 28 TMX 07	This name represents four signals. One in each MSTC. Internal re- presentation of the V-24 modem signal DATA SET READY.

SIGNAL NAME	REFERENCE	DESCRIPTION
ENABLE	TMX 01 TMX 02 TMX 03 TMX 06 TMX 10	See below.
$\bar{7}$ ENABLE	TMX 01 TMX 11 TMX 12	The internal representation of IO ENABLE.
END CH X	TMX 08	This name represents four signals. One in each MSTC. Indicates that the last bit of the character is being transmitted. In synchronous mode it is the same as END DATA, but in asynchronous mode it is delayed to bit-times because START-bit and STOP-bit are added to the character.
$\bar{7}$ END X	TMX 09	This name represents four signals. One in each MSTC. In receive mode ($\bar{7}$ RECVM : = 0) decoding of the situation: INPUT FLAG : = 0 OUTPUT FLAG : = 0 In transmit mode (REQTS : = 1) decoding of the situation: INPUT FLAG : = 1 OUTPUT FLAG : = 1.

SIGNAL NAME	REFERENCE	DESCRIPTION
END BUFFER	TMX 14 TMX 15	LSTC: True if the selected LSTC is strapped up to HALF DUPLEX. MSTC: In receive mode if the output is empty. In transmit mode if both buffers are empty.
END DATA X	TMX 08	This name represents four signals. One in each MSTC. When true no more valid data bits are requested from the output buffer.
END RECEIVE X	TMX 05 TMX 06	This name represents 16 signals. One in each LSTC. They indicate that the receive operation has been completed.
END TRANSMIT X	TMX 05 TMX 06	This name represents 16 signals. One in each LSTC. They indicate that the transmit operation has been completed.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 EXCHB X	TMX 09 TMX 10	7 EXCHange Buffer X. This name represents four signals. One in each MSTC. True when the situation: INPUT FLAG: = 1 OUTPUT FLAG: = 0 appears. It will change the buffers and send interrupt to RC 4000.
EXTENDED STOP X	TMX 06 TMX 05	This name represents 16 signals. One in each LSTC. They generate the stop level between the write operations.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 FILL BUFFER	TMX 10 TMX 09	<p>This name represents four signals. One in each MSTC.</p> <p>True during CLEAR-time or when the CHA-TO (100 ms) monostable runs out. It starts the FILL CLOCK. During CLEAR both MARK buffers are filled with all "1"s.</p> <p>After CHA-TO the shifts take place only in the input buffer until INPUT FLAG: = 1 (or max. 500 us.).</p>
FIN DEV X	TMX 11 TMX 15 TMX 16 TMX 17	<p>This name represents 16 signals. One in each LSTC. One in each LSTC. They are generated by the interrupt expanders and indicate which terminal wants to interrupt on termination of an operation.</p>

SIGNAL NAME	REFERENCE	DESCRIPTION
HALF DUPLEX	J 1521 J 1536 TMX 06	When true (i.e. floating) this signal indicates that the connected terminal is connected via a half duplex line.
HSCL	TMX 30 TMX 07	High Speed CLock. 3.3792 MC.
, HSCL X	TMX 07 TMX 08	See above.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 IBA 1	TMX 05 TMX 09 TMX 13	See below.
7 IBA 2	TMX 05 TMX 09 TMX 13	See below.
7 IBA 3	TMX 05 TMX 09 TMX 13	See below.
7 IBA 4	TMX 05 TMX 09 TMX 13	See below.
7 IBA 5	TMX 05 TMX 09 TMX 13	See below.
7 IBA 6	TMX 05 TMX 09 TMX 13	See below.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 IBA 7	TMX 05 TMX 09 TMX 13	See below
7 IBA 8	TMX 05 TMX 09 TMX 13	The signals 7 IBA 1 to 7 IBA 8 are bus signals carrying data from the TC _s to the multiplexer.
7 IBA 10	TMX 05 TMX 10 TMX 14	Bus signal for the TIME OUT from the TC _s .
7 IBA 11	TMX 06 TMX 10 TMX 14	Bus signal for the CONNECTED from the TC _s .
7 IBA 12	TMX 06 TMX 10 TMX 14	Bus signal for the READY from the TC _s .
7 IBA 13	TMX 06 TMX 10 TMX 14	MSTC: Bus signal indicating END BUFFER situation.

SIGNAL NAME	REFERENCE	DESCRIPTION
\bar{I} IBA 14	TMX 06 TMX 10 TMX 14	Bus signal for the 8 BITS from the TCs. Always true when a MSTC is selected.
\bar{I} IBA 15	TMX 10 TMX 14	Bus signal for the OVERRUN from the MSTC.
\bar{I} IBA 16	TMX 15	Bus signal for the CARRIER DOWN status from the MSTC.
\bar{I} IBA 17 X	TMX 10 TMX 15	Bus signal for DATA SET NOT READY from the MSTC.
<u>IBB 1 to IBB 8</u>	TMX 13 TMX 15	These signals are the inversion of \bar{I} IBA 1 to \bar{I} IBA 8.
INPUT FLAG X	TMX 09 TMX 10	This name represents four signals. One in each MSTC. True when the input buffer is full.
INTRANSFER X	TMX 06 TMX 05	This name represents 16 signals. One in each LSTC. It transfers the contents of the IOB into the transmit/receive register.

SIGNAL NAME	REFERENCE	DESCRIPTION
INTV DEV X	TMX 12	INTerVention DEVIce X. This name represents 16 signals. One from each LSTC. They are generated by the interrupt expander and indicate which terminal wants to interrupt on operator intervention.
	TMX 15	
	TMX 16	
	TMX 17	
INTV X	TMX 06	This name represents 16 signals. One in each LSTC. It sets a bit in the interrupt expander when the LSTC wants to interrupt on operator intervention.
	TMX 12	
IO ACTIVATE	J 1510 - BK	IO ACTIVATE. Output from the Low Speed Data channel from RC 4000. This busline signal indicates that the addressed device has to be selected and that the device command code has to be stored.
	J 1511 - BK	
	TMX 01	
IO ADDRESS	J 1510 - BH	IO ADDRESS. Output from the Low Speed Data channel from RC 4000. The signal on this bus line indicates the selection phase. Device address and command are on bus lines IO BUS (0 : 23).
	J 1511 - BH	
	TMX 01	

SIGNAL NAME	REFERENCE	DESCRIPTION
IOB 1 TO IOB 10	TMX 04 TMX 05 TMX 09	Internal output bus transferring information from the multiplexer to the TCs.
IO ENABLE	J 1510 - BE J 1511 - BE TMX 01	IO ENABLE. Output signal from the Low Speed Data channel from RC 4000. The signal indicates the period of the IO operation. When IO ENABLE = 1, the addressed device must reply to the bus line signals; when IO ENABLE = 0, no device must interfere with the channel.
IO TRANSFER	J 1510 - BM J 1511 - BM TMX 01	IO TRANSFER. Output from the Low Speed Data channel from RC 4000. The signal indicates the data phase. In output operation (WRITE) a Data Word is available on the bus lines IO BUS (0: 23). In input operations (SENSE) the data and status word from the selected device must be gated to the buslines IO BUS (0: 23).

SIGNAL NAME

REFERENCE

DESCRIPTION

ITR 1 X

TMX 10

TMX 11

This name represents four signals.
One in each MSTC.

InTeRrupt 1 sets a bit in the interrupt expander in the following situations:

1. The buffers are interchanged during input or output ($\bar{}$, EXCHB =0).
2. No input from the telephone line has occurred within 1 sec after the set up of a READ command, or the input has been stopped for 1 sec.
3. The buffer-OVERRUN occurs in receive mode.
4. The END BUFFER occurs in transmit mode.
5. The attached modem fails to connect within 300 ms, or the modem signal DATA SET READY disappears for at least 300 msec.

SIGNAL NAME	REFERENCE	DESCRIPTION
KEY ITR	TMX 12	KEY InTeRrupt.
	TMX 16	<u>LSTC</u> : Interrupt for RC 4000 on operator intervention. <u>MSTC</u> : Interrupt for RC 4000 on calling indicator signal from the modem.

SIGNAL NAME	REFERENCE	DESCRIPTION
MSCLA (19.2 KC)	TMX 30 TMX 07	Medium Speed CLock A. The frequency is 32 X baud rate A. Only used in asynchronous mode.
MSCL B (38.4 KC)	TMX 30 TMX 07	Medium Speed CLock B The frequency is 32 X baud rate B . Only used in asynchronous mode.

SIGNAL NAME	REFERENCE	DESCRIPTION
NEUTRM X	TMX 10	NEUTRAl Mode X.
	TMX 25	This name represents four signals.
	TMX 26	One in each MSTC.
	TMX 27	The MSTC is set to this mode only by a
	TMX 28	SENSE 1 command.

SIGNAL NAME	REFERENCE	DESCRIPTION
ODD PARITY	TMX 13	True if the character transferred on the internal input bus (7 IBA 1 to 7 IBA 8) has ODD parity.
7 OPERATING	TMX 29 J1520	When low, this signal turns on the operating lamp and indicates to the operator that at least one terminal is using the multiplexer.
OUT GATE	TMX 06 TMX 05 TMX 10 TMX 09	This name represents 20 signals. One in each TC. When a TC is selected it gates the contents of the buffer register on to the internal input bus IBA.
OUTPUT FLAG X	TMX 09 TMX 10	This name represents four signals. One in each MSTC. True whenever an output buffer is full.

SIGNAL NAME	REFERENCE	DESCRIPTION
OVERRUN	TMX 14 TMX 15	True if both buffers are filled in the selected MSTC.

SIGNAL NAME	REFERENCE	DESCRIPTION
PARITY ERROR	TMX 13	True if the character transferred on the internal input bus has ODD parity.
	TMX 15	
POW OK	TMX 18	See below.
	TMX 03	
	TMX 10	
	TMX 14	
	TMX 16	
, POW OK	TMX 18	Indicates that the supply voltages are within specified limits.
	TMX 11	
	TMX 12	

SIGNAL NAME	REFERENCE	DESCRIPTION
READ	TMX 03 TMX 06 TMX 10	True when a READ command has been received.
READ & ACTIVATE	TMX 03 TMX 06	Generates INTRANSFER during read operations.
READY	TMX 14 TMX 16	True when the selected TC has completed the previous operation. The interrupt registers are always ready.
READING	TMX 09 TMX 10	This name represents four signals. One in each MSTC. True whenever a character (8 bit) is being read out from the output buffer. Gives NOT IO READY to RC 4000.
RDYFS X	TMX 25 TMX 26 TMX 27 TMX 28 TMX 08 TMX 10	This name represents four signals. One in each MSTC. The modem signal READY FOR SENDING after it has passed the level converters.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 (REC & TR) X	TMX 06 TMX 05 TMX 11	This name represents 16 signals. One in each LSTC. They set a bit in the interrupt expander when a LSTC wants to interrupt on completion of an operation.
7 RECEIVE X	TMX 06 TMX 05	This name represents 16 signals. One in each LSTC. True when the LSTC holds a read command.
RECEV CL X	TMX 07	This name represents four signals. One in each MSTC. Internal RECEiVe CLock. The trailing edge corresponds to the bit center. The leading edge corresponds to the data shift.
RECV CL X	TMX 25 TMX 26 TMX 27 TMX 28	This name represents four signals. One in each MSTC. Indicates RECEIVE CLOCK from the connected modem after passing the level converters.

SIGNAL NAME	REFERENCE	DESCRIPTION
RECV DA X	TMX 25 TMX 26 TMX 27 TMX 28 TMX 09	See below.
7 RECV DA X	TMX 25 TMX 26 TMX 27 TMX 28 TMX 07	This name represents four signals. One in each MSTC. Namely, the incoming data from the four terminals after it has passed the level converters.
RECV DA RDY X	TMX 07	See below.
7 RECV DA RDY X	TMX 07 TMX 09 TMX 10	RECEiVED DATA ReADY. This name represents four signals. One in each MSTC. True whenever a Received Character is ready from the Receiver Unit. The length of the pulse is one period of MSCL.
7 RECV M X	TMX 10 TMX 09	RECEiVe Mode X. This name represents four signals. One in each MSTC. True when the MSTC is in Receive Mode, i.e. the MSTC is able to accept serial data from the modem.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 (REMOTE & CONNECTED)	TMX 29 J 1519	Supply for the Remote Connected Lamp on the operator's panel.
REQ CH X	TMX 08 TMX 10	REqUest CHaracter X. This name represents four signals. One in each MSTC. A short pulse of 35 us. Request to the buffer unit. Is there an output buffer ready to be emptied.
REQTS X	TMX 08 TMX 07 TMX 09 TMX 25 TMX 26 TMX 27 TMX 28	This name represents four signals. One in each MSTC. Internal representation of the V 24 modem signal REQUEST TO SEND. <u>Set</u> by the trailing edge of 7, WR & TR. <u>Reset</u> either by a SENSE 1 command or by 7, RREQTS when the buffer is EMPTY.
7, REQTS X	TMX 08 TMX 07 TMX 10	Same as above.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 RREQTS X	TMX 10 TMX 08	<p>This name represents four signals. One in each MSTC.</p> <p>7 Reset REQuest To Send X.</p> <p>A SENSE 1 command will give 7 RREQTS, when the buffer is empty.</p> <p>A READ command gives 7 RREQTS when the buffer is empty (EMPTY = 1).</p>

SIGNAL NAME	REFERENCE	DESCRIPTION
SEL 0-31	TMX 02 TMX 16	See below.
7 SEL 0-31	TMX 02 TMX 03	True when any of the 20 devices is being addressed.
SEL CL A X	J 1537 ... J 1540 TMX 07	SElect CLock A X. This name represents four signals. One in each MSTC. When true (i.e. floating) the MSCLA is selected.
SEL CL B X	J 1537 ... J 1540 TMX 07	SElect CLock B X. This name represents four signals. One in each MSTC. When true (i.e. floating) the MSCLB is selected.
7 SEL DEV X	TMX 02 TMX 06 TMX 10	This name represents 20 signals. A select signal for each TC. 7 SEL DEV 1-16 are Low Speed Terminal Controllers. 7 SEL DEV 17-20 are Medium Speed Terminal Controllers.

SIGNAL NAME	REFERENCE	DESCRIPTION
7 SEL ITR REG 0	TMX 02 TMX 11 TMX 14	Select signal for interrupt register 0.
7 SEL ITR REG 1	TMX 02 TMX 12 TMX 14	Select signal for interrupt register 1.
SENSE 0	TMX 03 TMX 10 TMX 13 TMX 15	See below.
7 SENSE 0	TMX 03 TMX 11 TMX 12 TMX 14	True when the multiplexer holds a SENSE command with modifier 0.
SENSE 1	TMX 03 TMX 10	True when the multiplexer holds a SENSE command with modifier 1.
7 SER DA RDY X	TMX 10 TMX 08	This name represents four signals. One in each MSTC. Response signal to REQ CH whenever a full OUTPUT BUFFER is ready (OUTPUT FLAG: = 1).

SIGNAL NAME	REFERENCE	DESCRIPTION
SERIAL CL X	TMX 07 TMX 09	This name represents four signals. One in each MSTC. Serial shift pulse to the input-register.
SERIAL DATA IN X	TMX 06 TMX 05	This name represents 16 signals. One in each LSTC. They control the serial inputs to the transmit/receive registers.
SERIAL OUT X	TMX 10 TMX 08	This name represents four signals. One in each MSTC. Serial data output from the output buffer.
SHIFT OUT X	TMX 09 TMX 10	This name represents four signals. One in each MSTC. Only valid in transmit mode (i.e. REQTS: = 1). True when both INPUT FLAG: 0 and OUTPUT FLAG: = 0. Starts shift in input buffer to look after some valid data bits.

SIGNAL NAME	REFERENCE	DESCRIPTION
SHIFT PULSE X	TMX 06 TMX 05	This name represents 16 signals. One in each LSTC. They are the shift pulses for the transmit/receive registers.
STOP X	TMX 05 TMX 06	This name represents 16 signals. One in each LSTC. They are the outputs from the STOP-one-shots.
SYN PAT X	TMX 07	SYN PATTERN X. This name represents four signals. One in each MSTC. True whenever the bit pattern of the used SYN-character is recognized in the received data stream.

SIGNAL NAME

REFERENCE

DESCRIPTION

TIME OUT

TMX 14

TMX 15

LSTC: True if a read or write operation exceeds 0.65 - 1.3 sec's.

MSTC: True if no input from telephone line has occurred within 1 sec. after the set up of a read command, or when no input has been detected for 1 sec.

TIME OUT X

TMX 06

TMX 05

This name represents 16 signals.

One in each LSTC.

They terminate the read or write operations when their duration exceeds 0.65 - 1.3 sec's.

TRANSFER

TMX 01

TMX 03

The internal representation of IO TRANSFER.

TRANSFER

TMX 01

TMX 16

TMX 17

Same as above.

SIGNAL NAME	REFERENCE	DESCRIPTION
TRANSM CL X	TMX 25	This name represents four signals. One in each MSTC. Namely, the modem signal TRANSMIT CLOCK after it has passed the level converters.
	TMX 26	
	TMX 27	
	TMX 28	
	TMX 07	
, TRANSMIT STOP X	TMX 06	This name represents 16 signals. One in each LSTC. They transmit stop on half duplex lines when the LSTC has no WRITE command stored.
	TMX 05	
, TRANSMITTED DATA A X	TMX 05	This name represents 16 signals. One in each LSTC. Namely, data for the 16 terminals.
	TMX 23	
	TMX 24	
, TRANSMITTED DATA B X	TMX 05	This name represents 16 signals. One in each LSTC. They transmit extended stop for the 16 terminals.
	TMX 23	
	TMX 24	
TRM CL X	TMX 32	This name represents four signals. One in each MSTC. Internal TRAnsMit CLock. The trailing edge corresponds to the bit center. The leading edge to data shift.
	TMX 08	
	TMX 10	

SIGNAL NAME	REFERENCE	DESCRIPTION
TRMTD DA X	TMX 08	See below.
-, TRMTD DA X	TMX 08 TMX 25 TMX 26 TMX 27 TMX 28	-, TRAnsMitTed DAta X. This name represents four signals. One in each MSTC. The modem signal TRANSMITTED DATA after it has passed the level converters.
TRMTG DA X	TMX 08	This name represents four signals. One in each MSTC. TRAnsMiT Gate Data X. <u>Set</u> by the trailing edge of REQ CH if there is -, SER DA RDY. <u>Reset</u> by END CH. True during the time a character is being transmitted.

SIGNAL NAME	REFERENCE	DESCRIPTION
WRITE	TMX 03 TMX 06	True when the multiplexer holds a WRITE Command.
WRITE & TRANSFER	TMX 03 TMX 06 TMX 10	Generates INTRANSFER during write operations (LSTC). Generates $\bar{}$ WR & TR during write operations (MSTC).
$\bar{}$ WR & TR X	TMX 10 TMX 08 TMX 09	This name represents four signals. One in each MSTC. WRITE & TRANSFER gated with the OUTGATE X signal.
$\bar{}$ WRITING X	TMX 09 TMX 10	This name represents four signals. One in each MSTC. True whenever a character (8 bit) is being written into the input buffer. Gives NOT IO READY to RC 4000.



CARD SPECIFICATIONS, CIRCUIT DIAGRAMS
AND PCBA ASSEMBLY DRAWINGS.

TMX 425

LOW/MEDIUM SPEED TELEMULTIPLEXER.


Keywords : RC 4000, TMX 425 teletypewriter, PCBA specifications.

Abstract : This paper contains a complete set of documentation for the PCBA's
used in the RC 4000 teletypewriter, TMX 425.

RC834-1	: Data sheet	52-AA34
	Circuit diagram	V 10767
	Assembly drawing	A 20416
RC834-44	Data sheet	52-AA51
	Circuit diagram	A 20173
	Assembly drawing	A 20199
RC834-45	Data sheet	52-AA55
	Circuit diagram	A 20187
	Assembly drawing	A 20195
RC835-1	Data sheet	52-AA37
	Circuit diagram	V 10926
	Assembly drawing	A 20417
RC839-40	Data sheet	51-VB614
	Circuit daigram	A 20185
	Assembly drawing	A 20224
RC849-1	Data sheet	44-RT615
	Circuit diagram	V 20093
RC860-2	Data sheet	51-VB390
	Circuit diagram	V 11576
RC890-1	Data sheet	51-VB1140
	Circuit diagram	V 10460
RC897-1	Circuit diagram	V 13439
RC898-1	Circuit diagram1	V 10820
	Circuit diagram2	V 11998
RC2064-1	Circuit diagram1	V 23432
	Circuit diagram2	V 23433
	Circuit diagram3	V 23434
	Circuit diagram4	V 23435
	Assembly drawing	V 23383
RC2065-1	Circuit diagram1	V 23437
	Circuit diagram2	V 23438
	Circuit diagram3	V 23439
	Assembly drawing	V 23385

RC2066-1	Circuit diagram1	V 23441	
	Circuit diagram2	V 23442	
	Circuit diagram3	V 23443	
	Assembly drawing	V 23388	
RC2067-1	Circuit diagram1	V 23445	
	Circuit diagram2	V 23446	
	Circuit diagram3	V 23447	
	Circuit diagram4	V 23448	
	Assembly drawing	V 23391	
RC2069-1	Circuit diagram	V 13492	
	Assembly drawing	V 23312	
RC2070-1	Data sheet		31-D215
	Circuit diagram	V 13495	
	Assembly drawing	V 23326	
RC3032-1	Data sheet		52-AA36
	Circuit diagram	A 20276	
	Assembly drawing	A 20326	
RC3041-1	Circuit diagram1	R 10078	
	Circuit diagram2	R 10079	
	Assembly drawing	R 20066	
RC3051-1	Data sheet		52-AA72
	Circuit diagram1	A 10266	
	Circuit diagram2	A 10267	
	Assembly drawing	A 20472	
RC3052-2	Data sheet		52-AA76
	Circuit diagram1	A 10330	
	Circuit diagram2	A 10331	
	Assembly drawing	A 20506	
RC3054-1	Data sheet		52-AA74
	Circuit diagram1	A 20321	
	Circuit diagram2	A 10204	
	Assembly drawing	A 20476	

RC3066-6	Data sheet1	52-AA79
	Data sheet2	52-AA78
	Data sheet3	52-AA77
	Circuit diagram1	R 10104
	Circuit diagram2	R 10105
	Assembly drawing	R 20204
RC3125-1	Data sheet1	52-AA209
	Data sheet2	52-AA173
	Circuit diagram	R 10095
	Assembly drawing	A 21245
RC3128-1	Circuit diagram	A 10896
	Assembly drawing	A 21248
RC3140-1	Circuit diagram 1	A 11007
	Circuit diagram2	A 11008
	Assembly drawing	A 21619
RC3160-1	Circuit diagram	A 11187
	Assembly drawing	A 21605

AC401CIRCUIT DESCRIPTION

The AC401 is a 2-input NAND-element

$$C = \overline{A \& B}$$

SPECIFICATIONS


ELECTRICAL CHARACTERISTICS

Input Loading	1 unit load (each input)
Fan-Out	10 unit loads


SWITCHING CHARACTERISTICS

Propagation Time	$t_d(1)$	Typ. 18 nS; Max. 29 nS
	$t_d(0)$	Typ. 8 nS; Max. 15 nS


Circuit A




Circuit B




Circuit C




Circuit D




Circuit E




Circuit F




Circuit G




Circuit H




Circuit J




Circuit K



Circuit L




Circuit M




+5V

0V




Circuit N



Circuit P




Circuit R



POWER REQUIREMENTS		
+5V	PIN. 22	40 mA
0V	PIN. 21	
POWER DISSIPATION: 210 mW		

101167HC 120869CEM 120869JA 120869AAGR




RCLM400

12 AC401

RC0834-1

A20416

PCB Assembly Drawing

AJ451CIRCUIT DESCRIPTION

The AJ451 is a 9 input parity generator or parity checker.

The output is determined by

$$Q = A \oplus B \oplus C \oplus D \oplus E \oplus F \oplus G \oplus H \oplus J$$

giving a high level at the output if an odd number of inputs are high.














SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input levels	RCLM400 standard levels
Input Load	1 unit load (each input)
Fan Out	10 unit loads


SWITCHING CHARACTERISTICS

Transition to Logical 0	
from input A-B-C-D-E-F-G-H	max. 42 nS, min. 22 nS
from input J	max. 16 nS, min. 13 nS
Transition to Logical 1	
from input A-B-C-D-E-F-G-H	max. 48 nS, min. 28 nS
from input J	max. 30 nS, min. 27 nS



POWER REQUIREMENTS		
0V	pin 21	
+5V	pin 22	56mA
Power Dissipation:		282mW

240269 BN 240869 KS 071069 JA 090170BN



RC0834

RCLM400


1 AJ451 , 8 AC401

RC0834-44

A20199

PCB Assembly Drawing

AC450



CIRCUIT DESCRIPTION

The AC450 is a 3-input NAND-element.

$$C = \neg(A \& B \& C).$$












SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input loading	1 unit load (each input)
Fan-out	10 unit loads


SWITCHING CHARACTERISTICS


Propagation Time	td(1)	Typ. 18 ns; Max. 29 ns
	td(0)	Typ. 8 ns; Max. 15 ns



POWER REQUIREMENTS		
0V	pin 21	
+5V	pin 22	30 mA
Power Dissipation		166 mW

040269 BN 290869 KS 031169 JA 031169 PF





CIRCUIT DESCRIPTION

The BC401 is a bistable element of the D-type with a data-input, a trigger-input, a reset-input, and a set-input.

S- and R-inputs are superior to other inputs and control the outputs Q and -,Q as described below:

S	R	Q	-,Q
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Not under control by S- and R-inputs.	

Any change of Q, when controlled by D- and T-inputs, is initiated at a voltage level of T, when T changes from logical 0 to logical 1, and is not related to the transition time.

The function is described below:

S	R	D	*Q	*Q is the output after the transition of T from 0 to 1
1	1	0	0	
1	1	1	1	

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input Loading

D, S	1 unit load (each input)
T, R	2 unit loads (each input)
Fan-Out	10 unit loads (each output)

SWITCHING CHARACTERISTICS








Min. Set-Time 1)	20 nS
Min. Hold-Time 2)	5 nS
Min. trigger pulse width	30 nS
Max. toggle frequency	15 MHz

Propagation Time.

From trigger to output	td(1)	Min. 10 nS; Typ. 20 nS; Max. 35 nS
	td(0)	Min. 10 nS; Typ. 28 nS; Max. 50 nS
From S- and R-inputs		
to output	td(1)	Max. 25 nS
	td(0)	Max. 40 nS


1) To ensure correct storage of data, D-input should be set up for a time \geq Min. Set-Time. During this time D-input should remain stable.

2) To ensure correct storage of data, D-input should remain stable for a time, \geq Min. Hold-Time, after T has passed the threshold value as T changes from logical 0 to logical 1.



POWER REQUIREMENTS		
+5V	PIN. 22	57mA
0V	PIN. 21	
POWER DISSIPATION: 295 mW		

091167 HC 120869 CEM 120869 JA 120869 AAGR




RCLM400

6 BC401

RC0835-1

A20 417

PCB Assembly Drawing

AC404CIRCUIT DESCRIPTION

The AC404 is a 4-input NAND power element. The element has 3 parallel coupled output terminals, and if possible, the load should be divided equally on the 3 output terminals. The logical operation of the element is:

$$X = \overline{(A \wedge B \wedge C \wedge D)}$$

SPECIFICATIONSELECTRICAL CHARACTERISTICS












Input Loading	1 unit load (each input)
Fan-Out	30 unit loads

SWITCHING CHARACTERISTICS

Propagation Delay: t_{d1}	Min. 8 ns; Typ. 18 ns; Max. 29 ns 1)
t_{d0}	Min. 4 ns; Typ. 8 ns; Max. 15 ns 1)


NOTE

- 1) The indicated values for minimum propagation delay are estimated values for which the manufacturer of the circuits does not guarantee.




POWER REQUIREMENTS		
0V	pin 21	
+5V	pin 22	77mA
Power Dissipation:		390mW

220464 BN 240869 NS 071069 JA 0901708N



AA 401



CIRCUIT DESCRIPTION

The AA 401 is an 8-input AND element. The logical operation of the element is:

$$X = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$$

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input Loading

1 unit load (each input)





Fan - Out

10 unit loads



SWITCHING CHARACTERISTICS


Propagation Delay: t_d

Min. ns; Typ. 26 ns; Max. 44 ns.



POWER REQUIREMENTS		
+5V	PIN 22	18mA
0V	PIN 21	
POWER DISSIPATION 95 mW		



DD402CIRCUIT DESCRIPTION

The DD402 is a lamp driver for incandescent lamps, type CM330, 14 V, 80 mA or equivalent.

The logical operation of the circuit is: $X = A \cdot B$. I.e. the lamp will be lit when A and B are 1.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input Loading	1 unit load
Output Drive Capability	Max. two CM330, 14 V, 80 mA or equivalent connected in parallel.
Max. Output Load Current	150 mA

SWITCHING CHARACTERISTICS


Min. Duration of On-Time	1)	10 us
Min. Duration of Off-Time		40 us

NOTE




1) On-time is the time the output is 0.

+12V
+5V

0V




+12V
+5V



+12V
+5V


0V



POWER REQUIREMENTS		
+12V	PIN 1	65mA / LAMP
+ 5V	PIN 22	132mA
0V	PIN 21	
POWER DISSIPATION 695mW		

Lamp type: CM 330, 14V/80mA or equivalent

+12V
+5V

DB402

The DB402 is a cable driver for up to 5 m cable with max. 1.25 ohms in the loop. The driver is equipped with two terminals for twisted pairs.

The operation is as follows:

$$A = -B$$

SPECIFICATIONSELECTRICAL CHARACTERISTICS

Input and output levels	RCLM400
Fan-In	1 unit load
Fan-Out	30 unit loads

SWITCHING CHARACTERISTICS

td1	Typ. 18 ns; Max. 29 ns
td0	Typ. 8 ns; Max. 15 ns

+5V

0V

0V

0V




0V

0V

0V











+5V

0V







POWER REQUIREMENTS		
+5V	PIN 22	120 mA
0V	PIN 21	
POWER DISSIPATION 840 mW		

030568 PEP 260869 HA 15-1-76 250970 P.E.P. V12836



+12V
+5V
-6V
0V





POWER REQUIREMENTS		
+12 V	PIN 1	90 mA
+ 5 V	PIN 22	40 mA
0 V	PIN 21	
- 6 V	PIN 2	70 mA
POWER DISSIPATION 1800 mW		

Circuit A

+5V





0V





+5V


0V



POWER REQUIREMENTS		
+5V	PIN 22	215mA
0V	PIN 21	
POWER DISSIPATION 1150mW		

+1.4V
-1.4V

x92 Writing




MSTC BUFFER CARD BUFFER

PCBA Circuit Diagram

V23432

RC 2064-1
p 1 of 4



MSTC BUFFER CARD BUFFER EXCHANGE CONTROL

PCBA Circuit Diagram

V23433

x18 -ASYNCR

x10 REQTS

x9 DA OUT

33 -BIT REQ.

x93

31 BUFFER CL.

x14 -BUFFER CL.

0V


x15 I-GEN

41 READ & ACTIVATE

x16 OUTGATE

x13 -FILL CL


16 -FILL BUFFER



MSTC BUFFER CARD OUTPUT CONTROL

PCBA Circuit Diagram


V23434



MSTC BUFFER CARD INPUT CONTROL

PCBA Circuit Diagram

V23435




V23383

PCB Assembly Drawing




RC2064-1



RECEIVER UNIT

PCBA Circuit Diagram




SERIAL CL






POWER REQUIREMENT		
+5V	pin 22	620 mA
0V	pin 21	
POWER DISSIPATION 3.10 W		



V23385

PC2065-1


PCB Assembly Drawing



TRANSMITTER UNIT
PART I
PCBA Circuit Diagram


V28441

RC 2066-1
p1 of 3



TRANSMITTER UNIT
PART 3
PCBA Circuit Diagram


V23443



V23388



PCB Assembly Drawing

RC2066-1



V23445

MSTC CONTROL CARD
MODE CONTROL
PCBA Circuit Diagram




POWER REQUIREMENT		
0V	Pin 21	
+5V	Pin 22	600 mA
POWER DISSIPATION		3.45 W

V23447


MSTC CONTROL CARD
INTERRUPT LOGIC
PCBA Circuit Diagram

RC2067-1
p 3 of 4

V23448



MSTC CONTROL CARD
TIME OUTS
PCBA CircuitDiagram



V23391

PCB Assembly Drawing


RC2067-1

150972AL


150972BA

150972KS


Circuit A




POWER REQUIREMENTS	
+12V	PIN 1 1A
+5V	PIN 22 40mA
0V	PIN 21 5mA
-6V	PIN 2 5mA
POWER DISSIPATION 12.84W	




+12V
+5V
0V
-6V



Circuit



















Monteres med glimskive

Dioder: 1N4936, Motorola.
L2, L3, L4 og L5 : Ferritperler

Unit: RCLM400	Designed 15.3.73 k	MONTERINGSTEGNING	Drawing No V23312	
A/S REGNE CENTRALEN	Approved		Drawn by	
	Checked	Checked		
	Last Revision	Sheets Sheet		
		RC2069 - 1		




POWER REQUIREMENTS		
+5V	PIN 22	100mA
0V	PIN 21	
POWER DISSIPATION 525 mW		



RC2070

Unit: RCLM400	Designed 270972BA	KOMponentPLACERING	Drawing No V23326		
A/S REGNE CENTRALEN	Approved		Drawn by	Checked	
	Checked		RC2070 - 1	Sheets	Sheet
	Last Revision				

DC 422



Circuit Description

The DC422 is a line receiver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of the CCITT standard V.24. Output is standard TTL level. The operation of the circuit is described in the truth table below.

B	A
H	H
L	L

Input: H +3 V - +24 V
 L -3 - -24 V.

Specifications

Input resistance: 3.0 k - 7.0 kohm
 input signal range: + 30 Volts.
 Input threshold hysteresis: 400 mV.

Unit: A/S REGNE CENTRALEN	Designed	Drawing No
	Approved	Drawn by
	Checked	Checked
	Last Revision	Sheets
		Sheet

AD401CIRCUIT DESCRIPTION

The AD401 is a 2-input NOR element

$$C = \overline{A \cdot B}$$














SPECIFICATIONS

ELECTRICAL CHARACTERISTICS



Input Loading	1 unit load (each input)
Fan-Out	10 unit loads

SWITCHING CHARACTERISTICS


Propagation Time	td(1)	Typ. 18 nS; Max. 29 nS
	td(0)	Typ. 8 nS; Max. 15 nS



POWER REQUIREMENTS		
+5V	pin 22	49mA
0V	pin 21	
POWER DISSIPATION: 270mW		



020469JCJ 110769CEM 290769JA 080769AAGR



RC3035


RCLM400

12 AD401

RC3032-1

A20326

PCB Assembly Drawing




RCLM400


1 SA450

RC3041-1
PI of 2

R 10078

PCBA Circuit Diagram





RCLM400


1 SA450

RC3041-1

R20066

PCB Assembly Drawing

AJ453



CIRCUIT DESCRIPTION

The AJ453 is a Subtraction circuit, which senses the difference between an 8 bit input byte, and a variable reference byte strapped on soldering terminals within the circuit.

The output is given modulo 32 as a one out of 32 decodings. However, only the values 0 to 26 are actually represented by an output pin. The output is low when true.

The output terminal < 32 is true if the true difference lies from 0 to 31.

A true input at E will enable the circuit. A false input will keep all outputs false.


SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input levels	RCLM400 standard levels
Input Loads	
Input 2, 8, 32, 128	4 unit loads (each input)
Input 1, 4, 16, 64	1 unit load (each input)
Input E	2 unit loads
Fan Out	
Output 0-26	10 unit loads
Output < 32	16 unit loads

SWITCHING CHARACTERISTICS

Propagation delay	
from E input to logical 1 or 0 at output 0-26	max. 80 nS
from E input to logical 1 at output < 32	max. 29 nS
from E input to logical 0 at output < 32	max. 15 nS
from input 1-128 to logical 1 or at output < 32	max. 140 nS



+5V

0V


RCLM400

1 AJ453


RC3051-1
PI of 2


A10266

PCBA Circuit Diagram



040269 BN 25086 KS 091069 LLM 090170BN



DA455CIRCUIT DESCRIPTION

The DA455 is a digital output level converter for coupling RCLM400 elements to systems utilizing logic signals (nominal +5V and -5V). The DA455 accepts RCLM400 standard signals at input A and B. The output terminal GROUND may e.g. be used for twisted pair wiring.

The logical operation of the circuit is described in the truth table below.

A	B	C	
L	L	L	H denotes the most positive level and L the most negative level.
L	H	L	
H	L	L	
H	H	L	
H	H	H	

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS


Input levels, A and B	RCLM400 standard levels
Input Loading, A and B	1 unit load (each input)
Output levels	
Output high	$+13V \geq V_{out} \geq +5V$
Output low	$-5V \geq V_{out} \geq -6V$
Output Drive Capability	
Output high 1)	Max. -5 mA, $V_{out} = +5V$
Output low 1)	Max. 15 mA, $V_{out} = -5V$





SWITCHING CHARACTERISTICS

Delay from input to output	td+ 2)	Typ. 220 nS
	td- 2)	Typ. 220 nS


NOTES


- 1) The sign is positive when current flows towards the circuit.
- 2) td+ is the delay, when the output changes to a more positive level, and td- is the delay, when the output changes to a more negative level. Delays are measured with max. load on the output.





091069Bn 091069KS 091069JA 0910708N



BG450CIRCUIT DESCRIPTION

The BG450 consists of two 8 bit registers A and B together with control logic connected to transform 8 interrupt signals into one single interrupt.

Each register is made by 8 D-type edge triggered flip-flops.

Transitions from 0 to 1 on the inputs Ta1-Ta8 will set flip-flops in the A register. The output of this register is connected to a wired or gate and will thus generate a common interrupt output.

The signal E will enable the B register to receive the information stored in reg. A. A parallel transfer is initiated when the two S inputs are both ones. Reg. B will hold the information till E again goes false.

If a flip-flop in the A register is transferring a one to reg. B, it will not react to transitions on the input until E has gone false.

A logical one at the Reset (R) input will set reg. B to one and reg. A to zero.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input loadings

S, E, R	1 unit load (each input)
Ta1 - Ta8	2 unit loads (each input)

Fan Out


B1 - B8	10 unit loads (each output)
I	wired or output
logical 1	I out max. - 2 mA
logical 0	I out max. - 16 mA

A logical 1 generator (1100 ohm) in each BG450 circuit will allow the I outputs from 1 to 3 circuits to be wire orred, to form a common output.


SWITCHING CHARACTERISTICS

Propagation delays (nS)


from input S to a logical 1 or 0 at outputs B1 to B8	max. 160 nS
from input R to logical 1 or 0 at outputs B1 to B8	max. 55 nS



Power Requirements	
0V	pin 21
+5V	pin 22, 23
Power Dissipation 735mW	



160669 BSP 260857 KS 09 10 69 LLM 090170B



RCLM400


: BG450

RC3054-1

A20476

PCB Assembly Drawing

FF453



CIRCUIT DESCRIPTION

The FF453 is a voltage generator producing 12 voltages with an accuracy better than 1 0/0.

The 12 voltages are intended to be used as reference levels for voltage supervision circuits.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Output impedance

Outputs: 1, 7	0 ohm
- 2, 8	9 ohm
- 3, 9	13 ohm
- 4, 10	20 ohm
- 5, 11	22,5 ohm
- 6, 12	27 ohm


Maximum permissible output currents

outputs 1 to 6	+ 5 mA > I out > -25 mA
outputs 7 to 12	+25 mA > I out > -50 mA

Adjustment:

The potentiometer shall be set so that the most negative reference output (7) is -3,60 Volts \pm 0,01 Volt.

FF452



CIRCUIT DESCRIPTION

The FF452 is 4 comparison circuits designed to work as a voltage supervision circuit able to check upper and lower limits for 4 voltages.

Each circuit has one or two of each of the following inputs:


- Sense inputs (si) to which the supervised voltage shall be connected.
- An internal voltage divider will reduce a nominal input voltage to 3,00 V before it is compared with the reference voltages.

Reference inputs (+and-) which connected to the reference voltages will give the more positive (+) and the more negative (-) limit. Supervising a negative voltage for an accuracy of $\pm 5\%$ will then require -2,85 V at the (+) input and -3,15V at the (-) input.

Enable inputs (E). A logical 0 at one of these inputs will disable the supervision of either the upper or lower voltage limit in the circuits connected to it. This feature may be used where the circuit shall supervise one of the limits only, e.g. during the switch-on period of the supervised voltage.

The four outputs (1 to 4) will generate a logical one if the related circuit senses an error.

The common output (5) will generate a logical one if one or more of the circuits sense an error.

DD451CIRCUIT DESCRIPTION

The DD450 is a gated relay driver with relay.

The relay is activated when the E input is high and the A input has been low for more than app. 2 sec. The E input is disabled as soon as the relay is activated, and the realy is then solely controlled by the A input.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input levels

E logical 1	open or $V \geq +4,3V$	$V_{max.} = +5,7V$
logical 0	$V \leq 3,5V$	$V_{min.} = -10V$
A logical 1	$V \leq +0,5V$	$V_{min.} = -4V$
logical 0	$V \geq +1,6V$	$V_{max.} = 10V$

Input loading

E logical 1	max. -0,7 mA
logical 0	max. -5 mA
A logical 1	max. -30 uA
logical 0	max. +10 mA


The sign is positive when current flows towards the circuit.

Output current	max. 2A at 30 VDC
----------------	-------------------


SWITCHING CHARACTERISTICS

Delay for operation	max. 5 mS
delay for release	max. 4 mS
Bouncing	max. 2 mS

FF452





DD451




POWER REQUIREMENTS		
+12V	pin 1	150mA
-6V	pin 14	78mA
0V	pin 21	
Power Dissipation: 2410mW		

FF453





AA451CIRCUIT DESCRIPTION

The AA451 is a 3-input AND-element the inputs of which are able to drive wired-OR-gates consisting of up to 8 inputs

$$D = A \& B \& C$$


SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Input Loading	4 unit Loads (each input)
Fan out	10 unit Loads

SWITCHING CHARACTERISTICS

Propagation Time		
From A, B, or C to D	td(1)	Max, 60ns
	td(0)	Max, 44ns

AH452CIRCUIT DESCRIPTION

The AH452 is a logic inverter.


$$B = \bar{A}$$

SPECIFICATIONSELECTRICAL CHARACTERISTICS



Input Loading	1 unit Load
Fan out	10 unit Loads


SWITCHING CHARACTERISTICS

Propagation Time	$t_d(1)$: Max. 15nS
	$t_d(0)$: Max. 22nS





POWER REQUIREMENTS	
0V	pin 20 21
+5V	pin 22
POWER DISSIPATION	






- 0
- A
- B
- C
- D
- E
- F
- G
- H
- J
- K
- L








MTMX OSCILLATOR CARD OSCILLATOR AND FREQUENCY DIVIDERS


PCBA Circuit Diagram






POWER REQUIREMENTS		
+5V	Pin 22	540 mA
0V	Pin 21	
POWER DISSIPATION		2.7 W

MTMX OSCILLATOR CARD FREQUENCY DIVIDERS

1 41




A B C D E F G H J K L M N P R O



- 7, 8, 9, 10, 11, 12,
- 13, 15, 17, 19, 21,
- 23, 25, 27, 28, 29,
- 30, 31, 32, 33, 34,
- 35, 36, 37, 38

POWER REQUIREMENTS	
+12V	Pin 1 1 A
+5V	Pin 22 40 mA
0V	Pin 21 5 mA
-6V	Pin 2 5 mA
Power Dissipation: 12.23 W	

DC - DC CONVERTER
 +12V/-6V, +14V/-14V
 FCBA Circuit Diagram





SCANDINAVIAN INFORMATION PROCESSING SYSTEMS

**HEADQUARTERS: FALKONER ALLÉ 1 . DK-2000 COPENHAGEN F . DENMARK
TELEPHONE: (01) 105366 . TELEX: 6282 RCHQ DK . CABLES: REGNECENTRALEN**