

## R1000 Systems

For the R1000 systems there were 4 “Series” created; 100, 200, 300 and 400. With the progression to each new system the changes were mainly in the IO area, and the packaging changes enabled by these changes. The packaging changes, smaller physical frame size, was mostly a function of Disk /Tape Drive sizes.


An R1000 system can be broken up into several major functional blocks. The R1000 module is composed of several boards which are the CPU and Memory. The R1000 does not directly control its peripherals, rather issues commands to the I/O Processor module which directly communicates with the peripheral controller boards located in the I/O cardcage. The path which the R1000 takes to communicate with the IOP is through the I/O Adapter module, which functionally has control over all modules in the system, and is the first active module in the boot process, providing the physical interface to the operations console and diagnostic modem, running self tests on all modules (IOA, IOP, R1000 boards, etc...) and controlling the power to the R1000 board.

The IOP and IOA reside on separate boards on the series 100. On the series 200 and later, the IOP, IOA, and SYSBUS modules all reside on a single board called the I/O Controller (IOC). With the 400 Series the system moved from the use of third-party peripheral controller boards, to implementing these functions on our own board. The new board being the RESHA.

Across the Series, the CPU itself has not really changed. The CPU is based on TTL logic. With the creation of the Series 400, the edge connectors were changed.


Following are some basic diagrams of the different Systems. More detail information can be found for the 200 through 400 in the System Manager’s Guide.

## SERIES 100



## SERIES 200 /300

Main change was to consolidate the SYS,IOA and IOP into the new IOC board.




## SERIES 300

Introduced 32 meg memory boards, allowing systems to have up to 64 meg of memory.  
Moved to using 8mm tape drive as standard tape unit. Disk drive in separate frame, and system could be setup to either use local disk, or access drives on another server over a “coprocessor” link.

## SERIES 400

Introduced Resha Board that implement all IO. System only supported 32 meg memory boards. A coprocessor version was initially implemented by due to lack of interest and complexities of implementation it was dropped. Moved to SCSI disk drives.



## **Series 400 Boards Set**

The R1000 processor is composed of a CPU board set and memory. The boards are housed in the R1000 board section and have both a backplane and a foreplane. Access to the boards requires removal of the foreplane. The location of the boards, when viewing the system from the front, and starting from the left to right are:

CPU Board Set

Slot	Board	Description
1	Mem2	Memory 2 (32 meg)
2	Mem0	Memory 0 (32 meg)
3	FIU	Field Isolation Unit
4	SEQ	Sequencer
5	TYP	Type
6	VAL	Value
7	IOC	I/O Controller

To the right of the CPU boards is the RESHA. This card connects only through the backplane and does not share the foreplane. The RESHA implements the connection and communication to peripherals. The front edge of the RESHA is the Input/Output Panel that contains:

- Two RS232 ports (Comm and operator's console)
- network ports
- Other assorted devices interfaces, switches and status LEDs.

### **RESHA (Rational Ethernet SCSI Host Adapter)**

All I/O in one. Contains SCSI controller for Disk and Tape drive, Control Panel logic, VMEGEN board for CMC Ethernet Controller, PCM functions, Diagnostic Modem, "White Button", EEPROM that contains Bootstrap Software (Disk, Tape)and Self-test.

### **IOC (Input/Output Controller)**

I/O Processor (68020)

I/O Processor Memory

Memory Error Correction

Microaddress Trace RAM

Bus Control Logic

IO bus Generation

Operator Console Interface

EEPROM – containing

IOC selftest

Bootstrap manager (Boot/Crash options and IOP configuration)

NOVRAM that holds IOC serial number, cluster ID, etc...

Battery and Clock/Calendar Chip

### **VAL** (Value)

Responsible for VALUE calculations  
Contains 16 x 16 multiplier, 64-bit Arithmetic/Logical Unit  
1K x 64 Bit Register File (Includes control Stack accelerator)

### **TYP** (Type)

Contains Type checking hardware  
Memory address register  
64-bit Arithmetic/Logical Unit  
1K x 64 Bit Register File (Includes control Stack accelerator)

### **SEQ** (Sequencer)

Macro-instruction processing  
Micro-instruction sequencing

### **FIU** (Field Isolation Unit)

Contains Control Stack Accelerator logic  
Memory Control logic  
64 into 128 Bit Field Insertion  
128 to 64 Bit Field Extraction

### **MEM32** (32 MB Memory)

Main memory for system, one board required for a total of 32 MB, organized in words of 137 bits (128 data bits and 9 ECC bits)  
Memory is divided into 1024 byte pages  
Memory boards response directly to Virtual Addresses

### **Tape Drive**


The series 400 makes use of an Exabyte EXB-8200 8mm tape drive. The system is setup to house on one of these drives.

### **Disk Drives**

The series 400 makes use of 5-1/4 Inch SCSI disk drives. The system driver software is limited to support of only the Fujitsu M2266 drive. The drives are mounted on a special series 400 specific carrier that allows for them to be easily installed and removed from the systems disk backplane. The system will support up to four drives on the backplane. The position of the drive on the backplane determines unit number.

### **DC Power**

One Power Supply  
PS0 for CPU and Peripherals +5VDC, +12VDC, -12VDC



THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION DESIGNATED "TRADESECRET" AND CONFIDENTIAL BY RATIONAL. IT IS NOT TO BE COPIED OR DISTRIBUTED WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL. POSSESSION OR RECEIPT OF THIS DOCUMENT DOES NOT CONVEY A RIGHT TO REPRODUCE OR DISCLOSE ITS CONTENTS OR TO MANUFACTURE, USE OR SELL ANYTHING BASED ON OR INCORPORATING THE CONCEPTS OR DETAILS DISCLOSED BY IT WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL.

STATUS	RATIONAL
17-SEP-98	R1000 IO DIAGRAM
R1000	SERIES 400
SHEET 1 OF 1	REV 0.0

6 626


4 448 4 468 4 488 4 4100

4 4120 4 4148 4 4168 4 4188 4

4 422

## FOREPLANE:

VAL(8/63), VP(8/7)  
 TYP(8/63), TP(8/7)  
 FIU(8/63), FP(8/7)  
 CHECK\_BITS(8/8)  
 SUB CONTROL SIGNALS




## BACKPLANE:

UDRP(8/13), UDRP  
 ADDR(8/16), ADDR\_P(8/8)  
 CLOCK  
 DIAGNOSTIC COMM  
 MEMORY CONTROL  
 CONDITIONS  
 DC POWER

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION DESIGNATED "TRADESECRET" AND CONFIDENTIAL BY RATIONAL. IT IS NOT TO BE COPIED OR DISTRIBUTED WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL. POSSESSION OR RECEIPT OF THIS DOCUMENT DOES NOT CONVEY ANY RIGHT TO REPRODUCE OR DISCLOSE ITS CONTENTS OR TO MANUFACTURE, USE OR SELL ANYTHING BASED ON OR INCORPORATING THE CONCEPTS OR DETAILS DISCLOSED BY IT WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL.


STATUS	RATIONAL
17-BEP-90	R1000 CPU
R1000	INTERCONNECT DIAGRAM
SHEET 1 OF 1	REV B


↑ 120 ↑ 140 ↑ 160 ↑ 180 ↑ 1100 ↑ 1120 ↑ 1140 ↑ 1160 ↑ 1180 ↑ 1200 ↑



THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION DESIGNATED "TRADESECRET" AND CONFIDENTIAL BY RATIONAL. IT IS NOT TO BE COPIED OR DISTRIBUTED WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL. POSSESSION OR RECEIPT OF THIS DOCUMENT DOES NOT CONVEY ANY RIGHT TO REPRODUCE OR DISCLOSE ITS CONTENTS OR TO MANUFACTURE, USE OR SELL ANYTHING BASED ON OR INCORPORATING THE CONCEPTS OR DETAILS DISCLOSED BY IT WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL.


STATUS	RATIONAL
RELEASED	
22-MAR-98	
5480	
VALUE	
PAGE 1	
232-003863	
SHEET 1 OF 2 REV 1.0	






THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION DESIGNATED "TRADESCRET" AND CONFIDENTIAL BY RATIONAL. IT IS NOT TO BE COPIED OR DISTRIBUTED WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL. POSSESSION OR RECEIPT OF THIS DOCUMENT DOES NOT CONVEY ANY RIGHT TO REPRODUCE OR DISCLOSE ITS CONTENTS OR TO MANUFACTURE, USE OR SELL ANYTHING BASED ON OR INCORPORATING THE CONCEPTS OR DETAILS DISCLOSED BY IT WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL.

STATUS	RATIONAL
RELEASED	
20-MAR-98	
S488	
FIU	
PAGE 1	
E32-003865	
SHEET 1 OF 5 REV 1.0	






THIS DOCUMENT CONTAINING PROPRIETARY INFORMATION DESIGNATES "TRADESCRET" AND CONFIDENTIAL BY RATIONAL. IT IS NOT TO BE COPIED OR DISTRIBUTED WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL. POSSESSION OR RECEIPT OF THIS DOCUMENT DOES NOT CONVEY ANY RIGHT TO REPRODUCE OR DISCLOSE ITS CONTENTS OR TO MANUFACTURE, USE OR SELL ANYTHING BASED ON OR INCORPORATING THE CONCEPTS OR DETAILS DISCLOSED BY IT WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL.

STATUS	RATIONAL
RELEASED	
82-MAY-98	
9400	
SEQUENCER	CLOCKS AND BIASHOSTICS
PAGE 2	
232-003064	SHEET 2 OF 2 REV 1.0

CPU - FRUs



THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION DESIGNATED "TRADESECRET" AND CONFIDENTIAL BY RATIONAL. IT IS NOT TO BE COPIED OR DISTRIBUTED WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL. POSSESSION OR RECEIPT OF THIS DOCUMENT DOES NOT CONVEY A RIGHT TO REPRODUCE OR DISCLOSE ITS CONTENTS OR TO MANUFACTURE, USE OR SELL ANYTHING BASED ON OR INCORPORATING THE CONCEPTS OR DETAILS DISCLOSED BY IT WITHOUT THE WRITTEN CONSENT OF AN OFFICER OF RATIONAL.

STATUS	RATIONAL
17-SEP-96	R1000 DIAGNOSTIC SYSTEM
R1000	PER BOARD HARDWARE
	SHEET 1 OF 1 REV B.6