

---

**RCSL No:** 44-RT1978

**Edition:** January 1981

**Author:** Peter Koch Andersson

---

**Title:**

RC791 Lineselector  
Technical Manual

---

---

**Keywords:**

RC791, LIS701, Lineselector

---

**Abstract:**

This manual contains technical information on the RC791 lineselector.

(28 printed pages)

---

| <u>TABLE OF CONTENTS</u>         | <u>PAGE</u> |
|----------------------------------|-------------|
| 1. DESCRIPTION .....             | 1           |
| 1.1 General Description .....    | 1           |
| 1.2 Functional Description ..... | 1           |
| 1.3 Power Supply .....           | 2           |
| 2. BLOCK DIAGRAM .....           | 4           |
| 3. LOGIC DIAGRAMS .....          | 6           |



1. DESCRIPTION

1.

1.1 General Description

1.1

LIS701 is a V24-switch able to connect two of eight DTE's with two DCE's, as requested by the DTE's.

A DTE performs a connection request by means of the signals Data Terminal Ready and Request To Send.

RTS is used to select the DCE, and DTR indicates connection request.

If the selected DCE is not busy, the signals are connected through, and the connection persists as long as DTR is true.

To each DCE output, is assigned a scanner, which, when the DCE is not busy, scans the DTE-inputs for a possible connection request.

1.2 Functional Description

1.2

The signal inputs from the DTE ports are connected through line receivers to tristate gates connecting them to the A-bus or B-bus (see the block diagram). The tristate enable signals  $\neg$ ASEL(1) to  $\neg$ ASEL(8) and  $\neg$ BSEL(1) to  $\neg$ BSEL(8) are the decoded values of A(0:2) and B(0:2). (The number 000 is converted into sel(8), creating a sequence 1 to 8 rather than 0 to 7). The pointers A(0:2) and B(0:2) are the outputs of two binary counters, which when ABUSY and BBUSY are false, are scanning the DTE inputs for a possible DTR.

If the A-scanner meets a DTR together with a  $\neg$ RTS, ABUSY is set, blocking the clockpulses to the A-scanner, turning on the A-display indicating the value on the A-scanner, gating the signals through between the DTE and the DCE and finally sending DTR to the DCE.

The power supply supplies  $\pm 12$  V for the V24 transmitters, and +5 V for the logic. The  $\pm 12$  V are supplied via monolithic serial regulators. Due to the greater power dissipation resulting if a linear regulator was used for the 5 V, a switch mode regulator is used for this voltage.

The function of this regulator is best understood by rewriting the diagram as done in figs. 1 and 2.

The box in fig. 1 contains a comparator and a 5 V reference. The voltage on the output of this switches between +25 V and 0 V with an average value of 5 V. The voltage developed across C is this average superposed a small ripple voltage, equal to the hysteresis defined by R1 and R2:  $U_{\text{ripple,pp.}} = (r2/(R1+R2))*25$  V.

The operation cyclus is thus: point 1 outputs 25 V until the voltage on C has increased to 5 V +  $U_{\text{ripple}}$ , then the voltage on point 1 switches to 0 V, and the voltage on C decreases to 5 V, at which voltage, point 1 again switches to +25 V, etc.

Fig. 2 shows what the box in fig. 1 really contains. The IC LM78L05 contains the 5 V reference plus the comparator except the "output stage". This consists of the transistor T and the "freewheeling" diode D. Current flows always out of point 1 either through T from 25 V or through D from 0 V.




Fig. 1





Fig. 2





L15701  
R 13098

BLOCK DIAGRAM







| Signal   | Destination | Description  |
|----------|-------------|--|
| RXD(1)   | J1          | Received Data to J1<br>V24-levels                            |
| DSR(1)   | J1          | Data Set Ready to J1<br>V24-levels                           |
| CTS(1)   | J1          | Clear To Send to J1<br>V24-levels                            |
| CD(1)    | J1          | Carrier Detect to J1<br>V24-levels                           |
| TXDA(1)  | p. 5        | Transmitted Data from J1<br>tristate-multiplexed to A bus    |
| DTRA(1)  | p. 5        | Data Terminal Ready from J1<br>tristate-multiplexed to A bus |
| RTSA(1)  | p. 5        | Request To Send from J1<br>tristate-multiplexed to A bus     |
| TXD(1)   | p. 6        | Transmitted Data from J1<br>tristate-multiplexed to B bus    |
| DTR B(1) | p. 6        | Data Terminal Ready from J1<br>tristate-multiplexed to B bus |
| RTS B(1) | p. 6        | Request To send from J1<br>tristate-multiplexed to B bus     |
| RXD(2)   | J2          | Received Data to J2<br>V24-levels                            |
| DSR(2)   | J2          | Data Set Ready to J2<br>V24-levels                           |
| CTS(2)   | J2          | Clear To Send to J2<br>V24-levels                            |
| CD(2)    | J2          | Carrier Detect to J2<br>V24-levels                           |
| TXDA(2)  | p. 5        | Transmitted Data from J2<br>tristate-multiplexed to A bus    |
| DTRA(2)  | p. 5        | Data Terminal Ready from J2<br>tristate-multiplexed to A bus |
| RTSA(2)  | p. 5        | Request To Send from J2<br>tristate-multiplexed to A bus     |
| TXD(2)   | p. 6        | Transmitted Data from J2<br>tristate-multiplexed to B bus    |
| DTR B(2) | p. 6        | Data Terminal Ready from J2<br>tristate-multiplexed to B bus |
| RTS B(2) | p. 6        | Request To send from J2<br>tristate-multiplexed to B bus     |





PKA  
AGA

| Signal   | Destination | Description  |
|----------|-------------|--|
| RXD(3)   | J3          | Received Data to J3<br>V24-levels                            |
| DSR(3)   | J3          | Data Set Ready to J3<br>V24-levels                           |
| CTS(3)   | J3          | Clear To Send to J3<br>V24-levels                            |
| CD(3)    | J3          | Carrier Detect to J3<br>V24-levels                           |
| TXDA(3)  | p. 5        | Transmitted Data from J3<br>tristate-multiplexed to A bus    |
| DTRA(3)  | p. 5        | Data Terminal Ready from J3<br>tristate-multiplexed to A bus |
| RTSA(3)  | p. 5        | Request To Send from J3<br>tristate-multiplexed to A bus     |
| TXD(3)   | p. 6        | Transmitted Data from J3<br>tristate-multiplexed to B bus    |
| DTR B(3) | p. 6        | Data Terminal Ready from J3<br>tristate-multiplexed to B bus |
| RTS B(3) | p. 6        | Request To send from J3<br>tristate-multiplexed to B bus     |
| RXD(4)   | J4          | Received Data to J4<br>V24-levels                            |
| DSR(4)   | J4          | Data Set Ready to J4<br>V24-levels                           |
| CTS(4)   | J4          | Clear To Send to J4<br>V24-levels                            |
| CD(4)    | J4          | Carrier Detect to J4<br>V24-levels                           |
| TXDA(4)  | p. 5        | Transmitted Data from J4<br>tristate-multiplexed to A bus    |
| DTRA(4)  | p. 5        | Data Terminal Ready from J4<br>tristate-multiplexed to A bus |
| RTSA(4)  | p. 5        | Request To Send from J4<br>tristate-multiplexed to A bus     |
| TXD(4)   | p. 6        | Transmitted Data from J4<br>tristate-multiplexed to B bus    |
| DTR B(4) | p. 6        | Data Terminal Ready from J4<br>tristate-multiplexed to B bus |
| RTS B(4) | p. 6        | Request To send from J4<br>tristate-multiplexed to B bus     |





| Signal   | Destination | Description  |
|----------|-------------|--|
| RXD(5)   | J5          | Received Data to J5<br>V24-levels                            |
| DSR(5)   | J5          | Data Set Ready to J5<br>V24-levels                           |
| CTS(5)   | J5          | Clear To Send to J5<br>V24-levels                            |
| CD(5)    | J5          | Carrier Detect to J5<br>V24-levels                           |
| TXDA(5)  | p. 5        | Transmitted Data from J5<br>tristate-multiplexed to A bus    |
| DTRA(5)  | p. 5        | Data Terminal Ready from J5<br>tristate-multiplexed to A bus |
| RTSA(5)  | p. 5        | Request To Send from J5<br>tristate-multiplexed to A bus     |
| TXD(5)   | p. 6        | Transmitted Data from J5<br>tristate-multiplexed to B bus    |
| DTR B(5) | p. 6        | Data Terminal Ready from J5<br>tristate-multiplexed to B bus |
| RTS B(5) | p. 6        | Request To send from J5<br>tristate-multiplexed to B bus     |
| RXD(6)   | J6          | Received Data to J6<br>V24-levels                            |
| DSR(6)   | J6          | Data Set Ready to J6<br>V24-levels                           |
| CTS(6)   | J6          | Clear To Send to J6<br>V24-levels                            |
| CD(6)    | J6          | Carrier Detect to J6<br>V24-levels                           |
| TXDA(6)  | p. 5        | Transmitted Data from J6<br>tristate-multiplexed to A bus    |
| DTRA(6)  | p. 5        | Data Terminal Ready from J6<br>tristate-multiplexed to A bus |
| RTSA(6)  | p. 5        | Request To Send from J6<br>tristate-multiplexed to A bus     |
| TXD(6)   | p. 6        | Transmitted Data from J6<br>tristate-multiplexed to B bus    |
| DTR B(6) | p. 6        | Data Terminal Ready from J6<br>tristate-multiplexed to B bus |
| RTS B(6) | p. 6        | Request To send from J6<br>tristate-multiplexed to B bus     |







| Signal                       | Destination | Description  |
|------------------------------|-------------|--|
| RXD(7)                       | J7          | Received Data to J7<br>V24-levels                            |
| DSR(7)                       | J7          | Data Set Ready to J7<br>V24-levels                           |
| CTS(7)                       | J7          | Clear To Send to J7<br>V24-levels                            |
| CD(7)                        | J7          | Carrier Detect to J7<br>V24-levels                           |
| $\overline{\text{TXDA}}(7)$  | p. 5        | Transmitted Data from J7<br>tristate-multiplexed to A bus    |
| $\overline{\text{DTRA}}(7)$  | p. 5        | Data Terminal Ready from J7<br>tristate-multiplexed to A bus |
| $\overline{\text{RTSA}}(7)$  | p. 5        | Request To Send from J7<br>tristate-multiplexed to A bus     |
| $\overline{\text{TXD}}(7)$   | p. 6        | Transmitted Data from J7<br>tristate-multiplexed to B bus    |
| $\overline{\text{DTR B}}(7)$ | p. 6        | Data Terminal Ready from J7<br>tristate-multiplexed to B bus |
| $\overline{\text{RTS B}}(7)$ | p. 6        | Request To send from J7<br>tristate-multiplexed to B bus     |
| RXD(8)                       | J8          | Received Data to J8<br>V24-levels                            |
| DSR(8)                       | J8          | Data Set Ready to J8<br>V24-levels                           |
| CTS(8)                       | J8          | Clear To Send to J8<br>V24-levels                            |
| CD(8)                        | J8          | Carrier Detect to J8<br>V24-levels                           |
| $\overline{\text{TXDA}}(8)$  | p. 5        | Transmitted Data from J8<br>tristate-multiplexed to A bus    |
| $\overline{\text{DTRA}}(8)$  | p. 5        | Data Terminal Ready from J8<br>tristate-multiplexed to A bus |
| $\overline{\text{RTSA}}(8)$  | p. 5        | Request To Send from J8<br>tristate-multiplexed to A bus     |
| $\overline{\text{TXD}}(8)$   | p. 6        | Transmitted Data from J8<br>tristate-multiplexed to B bus    |
| $\overline{\text{DTR B}}(8)$ | p. 6        | Data Terminal Ready from J8<br>tristate-multiplexed to B bus |
| $\overline{\text{RTS B}}(8)$ | p. 6        | Request To send from J8<br>tristate-multiplexed to B bus     |





PKA  
RGA





| Signal            | Destination   | Description                              |
|-------------------|---------------|--|
| RXDA              | p. 1. 2. 3. 4 | Received Data to J9                      |
| DSRA              | p. 1. 2. 3. 4 | Data Set Ready to J9                     |
| CTSA              | p. 1. 2. 3. 4 | Clear To Send to J9                      |
| CDA               | p. 1. 2. 3. 4 | Carrier Detected from J9                 |
| RTSA(7)           | p. 5, 7       | Request To Send from A bus<br>V24-levels |
| TXD               | J9            | Transmitted Data to J9<br>V24-levels     |
| RDTR A,<br>RDTR A | p. 7          | Data Terminal Ready from A bus           |
| DTR               | J9            | Data Terminal Ready to J9<br>V24-levels  |



LIS 701  
R 13103

Port A





| Signal                       | Destination   | Description                              |
|------------------------------|---------------|--|
| RXDB                         | p. 1. 2. 3. 4 | Received Data from J10                   |
| DSRB                         | p. 1. 2. 3. 4 | Data Set Ready from J10                  |
| CTSB                         | p. 1. 2. 3. 4 | Clear To Send from J10                   |
| CDB                          | p. 1. 2. 3. 4 | Carrier Detected from J10                |
| RISB                         | p. 7          | Request To Send from B bus               |
| <del>TRISB</del>             | p. 5          |  |
| RTS                          | J10           | Request To Send to J10<br>V24-levels     |
| TXD                          | J10           | Transmitted Data to J10                  |
| <del>TRDIR B,</del><br>DIR B | p. 7          | Data Terminal Ready from B bus           |
| DIR                          | J10           | Data Terminal Ready to J10<br>V24-levels |



LIS 701  
R 13104

Port B

| Signal  | Destination                              | Description  |
|---|--|--|
| ABUSY   | p. 5, 7                                  | port A busy, indicates that  |
| $\neg$ ABUSY  | p. 1, 2, 3, 4, 7                         | A(0:2) points at an input port which is currently connected to port A.   |
| A(0:2)  | p. 5, 7                                  | A-Scanner output   |
| BBUSY   | p. 6, 7                                  | port B busy, indicates that  |
| $\neg$ BBUSY  | p. 1, 2, 3, 4, 7                         | B(0:2) points at an input port which is currently connected to port B.   |
| $\neg$ BUSYX  | p. 7                                     | low when both scanners point at same input port, and one is busy. Used to prevent one input from connecting to both outputs, at the same time. |
| $\neg$ ASEL(1),<br>$\neg$ ASEL(2),<br>$\neg$ ASEL(3),<br>$\neg$ ASEL(4),<br>$\neg$ ASEL(5),<br>$\neg$ ASEL(6),<br>$\neg$ ASEL(7),<br>$\neg$ ASEL(8) | p. 1<br><br>p. 2<br><br>p. 3<br><br>p. 4 | tristate-enable signals for the A bus.   |
| ASEL8   | p. 5                                     | most significant bit of A(-1:2)  |
| $\neg$ BSEL(1),<br>$\neg$ BSEL(2),<br>$\neg$ BSEL(3),<br>$\neg$ BSEL(4),<br>$\neg$ BSEL(5),<br>$\neg$ BSEL(6),<br>$\neg$ BSEL(7),<br>$\neg$ BSEL(8) | p. 1<br><br>p. 2<br><br>p. 3<br><br>p. 4 | tristate-enable signals for the B bus.   |
| BSEL8   | p. 6                                     | most significant bit of B(-1:2)  |



LIS 701  
R 13105

control

| Signal                       | Destination | Description  |
|------------------------------|-------------|--|
| 12 V/400 mA,<br>-12 V/400 mA |             | Power supply for V24 transmitters  |
| +5 V/850 mA                  |             | Power supply for all logic circuits, and LED-displays.   |
| T1, T2                       |             | Jumper is installed, when signal ground is required connected to protective ground.            |
| Powrst                       | p. 7        | Logic reset signal, goes low when 5 V regulator starts switching (when 5 V is up).             |
| CP                           | p. 7        | Clockpulse for driving the scanners, derived from the 5 V switches. Frequency is about 30 KHz. |







**RETURN LETTER**

Title: RC791 Lineselector, Technical Manual RCSL No.: 44-RT1978

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

---

---

---

---

Do you find errors in this manual? If so, specify by page.

---

---

---

---

How can this manual be improved?

---

---

---

---

Other comments?

---

---

---

---

---

Name: \_\_\_\_\_ Title: \_\_\_\_\_

Company: \_\_\_\_\_

Address: \_\_\_\_\_

Date: \_\_\_\_\_

Thank you

..... **Fold here** .....

..... **Do not tear - Fold here and staple** .....

Affix  
postage  
here

 **REGNECENTRALEN**  
af 1979

Information Department  
Lautrupbjerg 1  
DK-2750 Ballerup  
Denmark