



791113 GR 810318 GR 791113 ILM 810318 GR 791113 GR




791112 GR 810518 GR

8.2 MHz  $\tau \sim 122$  ns



SCU 701  
A 1379


Timing Chart




791112 LLM 810518 GR

791112 GR

SCU 701  
A 13800



3 48-8 ; LOAD  
 3 48-6 ; COUNT  
 4 104, 114, 124, ADR 0-10  
 5 103, 113, 123, ADR 0-9  
 4 108-2 ; ADR COUNT LOAD  
 16 26-5 EXT CHS  
 16 26-9 CHN FF  
 14 23-5 CHS FF  
 14 25-3 ; SRID CHS  
 11 108-8 SR CHS  
 9 126, 127 SRID C0-C7  
 10, 11 107, 108 SR C0-7  
 13 80-5 INH COUNT  
 14 23-8 ; LOCKOUT FF  
 14 24-6 SRID LOCKOUT  
 11 108-10 SR LOCKOUT  
 16 27-6 ; SIGN CHN FF  
 16 24-11 SRID SIGN CHN  
 11 108-12 SR SIGN CHN  
 17 13-3 ; DEV COMP DEC  
 19 71-8 DONE  
 18 44-9 UNDEF FF  
 18 45, 46, 47 UNDEF COUNTER  
 21 101, 111, 121, OUT BF CH NR  
 CH0  
 CU




Timing Chart

SIGNAL	DESTINATION	DESCRIPTION
CLEAR	p17	CLEAR pulse
7 CLEAR	p13, p14, p16, p17, p18	7 CLEAR pulse
7 MCL	p1, p4, p15	7 Master CLear
1 - GEN A		
1 - GEN B		
1 - GEN C		
1 - GEN D		
1 - GEN G		
1 - GEN H		
1 - GEN J		
1 - GEN K	p15, p18 p21	
1 - GEN L	p17	
1 - GEN M	p9, p13 p14, p16	
1 - GEN N	p4, p5	
1 - GEN P	p2	
1 - GEN R	p3	
1 - GEN S	p3	
1 - GEN T	p1	

Designed by 801110 GR	Drawn by 801110AMS	Dwg. Check
--------------------------	-----------------------	------------

Unit SCU 701		p1
Dwg. No. A25728	Signal List	



START CIRCUITS  
Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
CP	p3, p18	Clock Pulse CP ≤ 8,2 MHz.
7 CP	p3	7 Clock Pulse

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. Check
--------------------------	------------------------	------------

Unit SCU 701		p2
Dwg. No. A25729	Signal List	





SIGNAL	DESTINATION	DESCRIPTION
AØ1	p12, p15	APhase 1
AØ2	p12, p15	APhase 2
BØ1	p12	BPhase 1
BØ2	p12	BPhase 2
7 COUNT	p9	7 Count pulse
D	p18	4. <sup>th</sup> slep
7 D	p1	
LOAD	p13	LOAD pulse
7 LOAD	p4, p5 p9, p14 p15, p16 p17, p19 p21	7 LOAD pulse
A		1 <sup>st</sup> slep
B		2 <sup>d</sup> slep
C		3 <sup>d</sup> slep

Designed by  
801110 GR

Drawn by  
801110 AMS

Dwg. Check

Unit SCU 701		p3
Dwg. No. A25730	Signal List	



SIGNAL	DESTINATION	DESCRIPTION
ADR 0 - ADR 3	p5, p6, p7	ADdRes counter bit 0 - bit 10
ADR 4 - ADR 7	p5, p6 p7, p15	
ADR 8 - ADR 9	p5, p15	
ADR 10	p15	
7ADR COUNT LOAD	p1, p15	7ADdRes counter load pulse

Designed by  
801110 GR


Drawn by  
801110 AMS

Dwg  
Check

Unit SCU 701		p4
Dwg. No. A25731	Signal List	

H10511 GR  
LEC790510  
H1M790219

1 37-6 -MCL  
3 48-8 -LOAD  
1 106-11 1-GEN N




SCU701  
A 13777

ADR COUNTER PART 1  
Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
ADRS 0 - 9	p21	store register for addresses 0 - 9

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. No. e Check
--------------------------	------------------------	---------------------

Unit SCU 701		p5
Dwg. No. A25732	Signal List	







11M790219 LEC790509 610518 GR

SIGNAL	DESTINATION	DESCRIPTION
7CH 0 - 255	p15	7CHannel 0 - 255
7CH 256 - 511	p15	7CHannel 256 - 511
7CH 0 - 255 A	PLUG 1001	7CHannel 0.- 255
7CH 256 - 511	PLUG 1001	7CHannel 256 - 511
70-ADR 0 - 70-ADR 7	PLUG 1001	7ADdRess 0 - 7 for the channels 0 - 255
71-ADR 0 - 71-ADR 7	PLUG 1001	7ADdRess 0 - 7 for the channels 256 - 511

Designed by 801110 GR	Drawn by 801110 AMS	Dwg e Check
--------------------------	------------------------	----------------

Unit SCU 701		p6
Dwg. No. A25733	Signal List	









790219 HM 790502 LIC 810518 GR

SIGNAL	DESTINATION	DESCRIPTION
7 CH 512 - 767	p15	7 CHannel 512 - 767
7 CH 768 - 1023	p15	7 CHannel 768 - 1023
7 CH 512 - 767 A	PLUG 1004	7 CHannel 512 - 767
7 CH 768 - 1023 A	PLUG 1004	7 CHannel 768 - 1023
7 2 - ADR 0 - 7 2-ADR 7	PLUG 1004	7 ADress 0 - 7 for the channels 512 - 767
7 3 - ADR 0 - 7 3-ADR 7	PLUG 1004	7 ADress 0 - 7 for the channels 768 - 1023

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. No. 801110 AMS	Check
--------------------------	------------------------	------------------------	-------

Unit SCU 701		p7
Dwg. No. A25734	Signal List	



HM 790219 LEC 790509 810518 GR

SIGNAL

DESTINATION

DESCRIPTION

CID 0 - CID 7

p9

Counter Input Data 0-7

Designed by  
801110 GR

Drawn by  
801110 AMS

Dwg. Date Check

Unit

SCU 701


Dwg. No.

A25735

p8

Signal List

790116 HM 790502 LLC 810510 GR




SIGNAL	DESTINATION	DESCRIPTION
COUNTER = 0	p16, p18	COUNTER = 0
COUNTER ≠ 0	p14	COUNTER ≠ 0
SRID C0 - SRID C5	p10	Shift Register Input Data C0 - C7

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. Case Check
--------------------------	------------------------	-----------------

Unit SCU 701		p9
Dwg. No. A25736	Signal List	

1 106-10 1-GEN M



SCU701

LOCKOUT COUNTER

PART 1


SIGNAL	DESTINATION	DESCRIPTION
SR 0 - SR 5	p12, p8	Shift Register bit 0 - 5

Designed by 801110 GR	Drawn by 801110 AMS	Dw ice Check
--------------------------	------------------------	-----------------

Unit SCU 701	----- ----- -----	p10
Dwg. No. A25737	Signal List	----- -----



HM790216  
LEC790521  
81051R GR



SCU701

SHIFT REGISTER SR(0:5)

p.10

A 13'83

Circuit Diagram


SIGNAL	DESTINATION	DESCRIPTION
SR 6 - SR 7	p12, p8	Shift Register bit 6-7
SR CHS	p14, p16 p21	Shift Register CHannel Status
7SR CHS		7Shift Register CHannel Status
SR LOCKOUT	p14,p17	Shift Register Lockout status
7SR LOCKOUT	p13	7 Shift Register Lockout status
SR SIGN CHN	p13, p16 p17,	Shift Register SIGNificant CHANGE Status
7SR SIGN CHN	p13	7Shift Register Significant Change Status

Designed by  
801110 GR

Drawn by  
801110 AMS

Dwg. No.  
Check

Unit SCU 701		p11
Dwg. No. A25738	Signal List	






HMV90216  
 LEC790527  
 R10518 C.R

SIGNAL	DESTINATION	DESCRIPTION
SR COUNTER = 0	p13	SR COUNTER = 0
SR COUNTER ≠ 0	p13	SR COUNTER ≠ 0
∅ 1 A	p10	Phase 1 A
∅ 2 A	p10	Phase 2 A
∅ 1 B	p11	Phase 1 B
∅ 2 B	p11	Phase 2 B
-12V	PLUG 1003	

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. No. e Check
--------------------------	------------------------	---------------------

Unit SCU 701		p12
Dwg. No. A25739	Signal List	



HM790216 LEC790521 B10518 GR


SIGNAL	DESTINATION	DESCRIPTION
CIDG A	p8	Counter Inpit Data Gate pulse A
CIDG B	p8	Counter Input Data Gate pulse B
INH COUNT	p9	INHibit COUNT
SR SIGN CHN DEC	p17	Shift Register SIGnificant CHaNge DECoded
7SR SIGN DEC		7 Shift Register SIGnificant CHaNge DECoded

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. Ice Check
--------------------------	------------------------	-------------------

Unit SCU 701		p13
Dwg. No. A25740	Signal List	

CIDG: B A

C 0 Select SR  
0 1 Preset to NFV  
1 0 Preset to LV  
1 1 Reset



CONTROL LOGIC 1A


Circuit Diagram





SCU701  
A 13767

CHS FF ; SIGN CHN DEC ; SRID CHS



Lockout fjernes hvis : ; SIGN CHANGE FF & COUNTER = 0  
 Lockout føres igennem hvis : SIGN CHANGE FF I COUNTER ≠ 0  
 Lockout genereres hvis : SIGN CHANGE FF

SIGNAL

DESTINATION

DESCRIPTION

CHS DEC

p16

CHannel Status DECoded

LV 0 - LV 7

p8

Lockout Value bit 0 - bit 7

Designed by  
801110 GR

Drawn by  
801110 AMS

Dwg  
e Check

Unit


SCU 701

p15

Dwg. No.

A25742


Signal List



SIGNAL	DESTINATION	DESCRIPTION
CHN FF	p18	CHaNge Flip Flop
EXT CHS		EXTErnal CHannel Status
SR CHS = EXT CHS	p13	Shift Register CHannel Status = External CHannel Status
SR CHS ≠ EXT CHS	p13	Shift Register CHannel Status ≠ EXTErnal Channel Status.
SRID SIGN CHN	p11	Shift Register Input Data, SIGNificant CHaNge
7SIGN CHANGE DEC	p14	7 SIGNificant CHANGE DECOded
7SIGN CHN FF	p18, p14	7SIGNificant CHaNge Flip Flop

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. e Check
--------------------------	------------------------	--------------

Unit SCU 701		p16
Dwg. No. A25743	Signal List	



SIGN CHANGE fjernes hvis INTERRUPT  
 SIGN CHANGE føres igennem hvis -INTERRUPT  
 SIGN CHANGE genereres hvis CHANGE FF & COUNTER = 0 & -LOCKOUT FF & -SIGN CHANGE FF

SIGNAL

DESTINATION

DESCRIPTION

DONE ENABLE

DONE ENABLE

7 DEV COMP DEC

p19, p21

7 DEvIce COMpLeTe DECoded

INTERRUPT

p18

INTERRUPT

7 INTERRUPT

p18, p16

7 INTERRUPT

OLD

p21

OLD

Designed by

801110 GR

Drawn by

801110 AMS

Dwg. No.

Check

Unit

SCU 701


Dwg. No.

A25744

p17

Signal List

SCU701  
A 13790



CONTROL LOGIC PART 4  
Circuit Diagram


SIGNAL	DESTINATION	DESCRIPTION
UNDEF	p21	UNDEFined

Designed by	801110 GR
Drawn by	801110 AMS
Dwg. Office Check	

Unit SCU 701		p18
Dwg. No. A25745	SignalList	



SCU701  
 2 13 59




UNDEFINED COUNTER

Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
7 CLEAR BUSY	p19	7 CLEAR BUSY
7 CLEAR DEV	p19	7 CLEAR DEvIce Flip Flop
DONE	p19	DONE
7 DONE	p17	7 DONE
7 INTR	PLUG 1003	7 INTeRrupt
7INT REQ	p20	7 INTeRrupt REQuest
7 IORST	p1, p19	7 IO ReSeT pulse
RQENB	p19	REQuest ENABLE
7 SEL BUSY	PLUG 1003	7SELEct BUSY
7 SEL DONE	PLUG 1003	7SELEct DONE
7STRT DEV	p1, p19	7STaRT DEvIce
7 DATA 5	PLUG 1003	7 DATA Bus 5
DEV CLR	PLUG 1003	DEvIce CLear
DEV STRT	PLUG 1003	DEvIce STaRT
IORST	PLUG 1003	IO ReSeT Pulse
7 REQUEST EN	PLUG 1003	7REQUEST ENable
7 MASK OUT	PLUG 1003	7 MASK OUT

Designed by 801110 GR	Drawn by 801110 AMS	Dwg e Check
--------------------------	------------------------	----------------

Unit SCU 701		p19
Dwg. No. A25746	Signal List	




HM790216 LEC790522 REV 7/11/13 LLM 810518 GR

SIGNAL	DESTINATION	DESCRIPTION
DEV SEL	p19, p20	DEVIce SElect
7 DEV SEL	p21	7 DEVIce SElect
7 DATA 10 - 7DATA 15	p21	7 DARA Bus bit 10 - bit 15
7DS 0 - 7 DS 5	PLUG 1003	7 Devise Select bit 0 - bit 5
INTA	PLUG 1003	INTerrupt Acknowledge
7 INTP IN	PLUG 1003	INTerrupt Priority IN
7 INTP OUT		7 INTerrupt Priority OUT
LOGIC 1E		
LOGIC 1F	p19	

Designed by 801110 GR	Drawn by 801110 AMS	Dw ice Check
--------------------------	------------------------	-----------------

Unit SCU 701		p20
Dwg. No. A25747	Signal List	




SIGNAL	DESTINATION	DESCRIPTION
7 DATA 0 - 7 DATA 1	PLUG 1003	7 DATA Bus bit 0 - bit 1
7 DATA 5 - 7 DATA 15	PLUG 1003	7 DATA Bus bit 5 - bit 15
7 DATA A	PLUG 1003	7 DATA In A

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. No. e Check
--------------------------	------------------------	---------------------

Unit SCU 701		p21
Dwg. No. A25748	Signal List	

740116 HM 790521 ABP, Re791113 LLM 810518 GR






SIGNAL	DESTINATION	DESCRIPTION
NFV 0 - NFV 7	p8	Noise Filtering Value bit 0 - bit 7
-5V A	p10	
-5V B	p11	
-12V	PLUG 1003	

Designed by 801110 GR	Drawn by 801110 AMS	Dwg. Title Check
--------------------------	------------------------	------------------

Unit SCU 701		p22
Dwg. No. A25749	Signal List	






790625 GR 791114 LLM 810518 GR



connector no. - pin no. and package position no.  
(card viewed from component side)

con. no.	pin no.	
1	B25 - - - - B1	comp. side
	A25 - - - - A1	solder side



con. no.	pin no.		comp.	pin no.		con. no.
2	A49- - - - - A1		B1 - - - - - B49			3
	B49- - - - - B1		A1 - - - - - A49			

package orientation  
and pin no.



con. no.	pin no.	
4	A25 - - - - A1	comp. side
	B25 - - - - B1	solder side

CONNECTOR : J 1001


PLUG A	SIGNAL	PLUG B	SIGNAL
1	+ 5V DC	1	+ 5V DC
2	+ 5V DC	2	+ 5V DC
3	+ 5V DC	3	+ 5V DC
4	0 - ADR 0	4	0V
5	0 - ADR 1	5	0V
6	0 - ADR 2	6	0V
7	0 - ADR 3	7	0V
8	0 - ADR 4	8	0V
9	0 - ADR 5	9	0V
10	0 - ADR 6	10	0V
11	0 - ADR 7	11	0V
12	- CH 0 - 255 A	12	- CH 0 - 255 B
13	0V	13	0V
14	- CH 256 - 511 A	14	- CH 256 - 511 B
15	1 - ADR 0	15	0V
16	1 - ADR 1	16	0V
17	1 - ADR 2	17	0V
18	1 - ADR 3	18	0V
19	1 - ADR 4	19	0V
20	1 - ADR 5	20	0V
21	1 - ADR 6	21	0V
22	1 - ADR 7	22	0V
23	+ 5V DC	23	+ 5V DC
24	+ 5V DC	24	+ 5V DC
25	+ 5V DC	25	+ 5V DC

810518 GR

CONNECTOR : J 1004

PLUG A	SIGNAL	PLUG B	SIGNAL
1	+ 5V DC	1	+ 5V DC
2	+ 5V DC	2	+ 5V DC
3	+ 5V DC	3	+ 5V DC
4	2 - ADR 0	4	0V
5	2 - ADR 1	5	0V
6	2 - ADR 2	6	0V
7	2 - ADR 3	7	0V
8	2 - ADR 4	8	0V
9	2 - ADR 5	9	0V
10	2 - ADR 6	10	0V
11	2 - ADR 7	11	0V
12	- CH 512 - 767 A	12	- CH 512 - 767 B
13	0V	13	0V
14	- CH 768 - 1023 A	14	- CH 768 - 1023 B
15	3 - ADR 0	15	0V
16	3 - ADR 1	16	0V
17	3 - ADR 2	17	0V
18	3 - ADR 3	18	0V
19	3 - ADR 4	19	0V
20	3 - ADR 5	20	0V
21	3 - ADR 6	21	0V
22	3 - ADR 7	22	0V
23	+5V DC	23	+ 5V DC
24	+ 5V DC	24	+ 5V DC
25	+ 5V DC	25	+ 5V DC


800904 GR 800904 LLM



ALL PHOTO-COUPPLERS: CNY 17 III

790710 HM 7:0402 ABP






790210 HM 790402 ABP





790210 HM 7:0402 ABP




EIM 100

A13732

INPUT MODULE  
CHANNEL MULTIPLEXER  
Circuit Diagram

RC 3422-1  
p. 3 of 3





PCB ASSEMBLY DRAWING RC3422

EIM100




ACSLS 52-AA95  
A/S REGNECENTRALEN

Designed by 800923 GR  
 Drawn by 800923 LLM  
 Dwg. Office Check  
 Design Check  
 Replaces Dwg. No.  
 due to ECN  
 Replaced by Dwg. No.

J2 ELCO Varilock Receptacle, type 8016-038, code -		
PIN	GEN ADR	SIGNAL NAME
A		CH 0 Return
B		CH 0
C		CH 1 Return
D		CH 1
E		CH 2 Return
F		CH 2
H		CH 3 Return
J		CH 3
K		CH 4 Return
L		CH 4
M		CH 5 Return
N		CH 5
P		CH 6 Return
R		CH 6
S		CH 7 Return
T		CH 7
U		CH 8 Return
V		CH 8
W		CH 9 Return
X		CH 9
Y		CH 10 Return
Z		CH 10
AA		CH 11 Return
BB		CH 11
CC		CH 12 Return
DD		CH 12
EE		CH 13 Return
FF		CH 13
HH		CH 14 Return
JJ		CH 14
KK		CH 15 Return
LL		CH 15
MM		
NN		
PP		
RR		
SS		
TT		

Unit	EIM 100	J 2
Dwg. No.	A 25917	
Jacklist		





HM: NBL 800822 LLM REV. 810409 LLM





J1  
ITT Cannon, type DB - 25 P

PIN	GEN. ADR.	SIGNAL NAME
1		0V
2		0V
3		0V
4		0V
5		0V
6		0V
7		0V
8		0V
9		0V
10		0V
11		+ 5V
12		+ 5V
13		+ 5V
14		- ADR 0
15		- ADR 1
16		- ADR 2
17		- ADR 3
18		- ADR 7
19		- ADR 6
20		- ADR 5
21		- ADR 4
22		- CH 0 - 255 A
23		+ 5V
24		+ 5V
25		+ 5V

800905 LLM REV. 810409 LLM

800904 GR

DBSL: 064

