

791113 GR 791113 LLM 810518 GR

SCU 701

BD 1

A 13795

Block Diagram

Timing Chart

SCU 701

		791926 GR	791026 LEC 810518 GR
5	103,113,123	ADRS 0-9	3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3
3	48-8	-, LOAD	
3	48-6	-, COUNT	
13	89-11	SR SIGN CHN DEC	0 1 2
21	101,111,121	OUT BF CH NO	X 0 1 2
19	72-5	BUSY	
19	71-8	DONE	
17	28-5	DONE ENABLE	
17	13-3	-,DEV COMP DEC	0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3
17	27-8	INTERRUPT	
19	61-6	-, START DEV	350 nS min
17	15-6	-, OLD EN	
17	14-6	OLD	
21	102-11	OUT BF UNDEF	



Timing Chart

SCU 701

A 13799

Timing Chart



SCU 701

Timing Chart

TC 4

			791112 GR	791112 LLM	810518 GR
			Φ 1A & Φ 2A		
3	48-8	-; LOAD			
3	48-6	-; COUNT			
4	104,114,124	ADR 0-10			
5	103,113,123	ADR 0-9			
4	108-2	-; ADR COUNT LOAD			
16	26-5	EXT CHS			
16	26-9	CHN FF			
14	23-5	CHS FF			
14	25-3	-; SRID CHS			
11	108-8	SR CHS			
9	126,127	SRID C0-C7			
10,11	107,108	SR 0-7			
13	80-5	INH COUNT			
14	23-8	-; LOCKOUT FF			
14	24-6	SRID LOCKOUT			
11	108-10	SR LOCKOUT			
16	27-6	-; SIGN CHN FF			
16	24-11	SRID SIGN CHN			
11	108-12	SR SIGN CHN			
17	13-3	-; DEV COMP DEC			
19	71-8	DONE			
18	44-9	UNDEF FF			
18	45,46,47	UNDEF COUNTER			
21	101,111,121	OUT BF CH NR CH 0			



SIGNAL	DESTINATION	DESCRIPTION
CLEAR	p17	CLEAR pulse
⁊ CLEAR	p13, p14, p16, p17, p18	⁊ CLEAR pulse
⁊ MCL	p1, p4, p15	⁊ Master CLear
1 - GEN A		
1 - GEN B		
1 - GEN C		
1 - GEN D		
1 - GEN G		
1 - GEN H		
1 - GEN J		
1 - GEN K	p15, p18 p21	
1 - GEN L	p17	
1 - GEN M	p9, p13 p14, p16	
1 - GEN N	p4, p5	
1 - GEN P	p2	
1 - GEN R	p3	
1 - GEN S	p3	
1 - GEN T	p1	

Designed by 801110 GR

Drawn by 801110AMS

Dwg.

Check

Unit		
SCU 701		p1
Dwg. No. A25728	Signal List	

SCU701

A 13774

START CIRCUITS

Circuit Diagram

P.1



SIGNAL	DESTINATION	DESCRIPTION
CP	p3, p18	Clock Pulse CP ≤ 8,2 MHz.
$\overline{7}$ CP	p3	$\overline{7}$ Clock Pulse

Designed by	Drawn by	Dwg.	Check
801110 GR	801110 AMS		

Unit		
SCU 701		p2
Dwg. No. A25729	Signal List	


HM790216
LEC790514
810516 GR
KT-700
82
+5V
0V
0V
21
29
28
27
26
25
24
23
22
6
5
4
3
31
41
74161
R E co d c b a ci T pe
15
7
10
9
2
1
11
12
13
14
35
7404
68
KT-701
16.4Mhz
CCO-8
11
110
74574
D T
99
89
7400
74504
30
-CP
CP
106-12 1-GEN P

SIGNAL	DESTINATION	DESCRIPTION
AØ1	p12, p15	APhase 1
AØ2	p12, p15	APhase 2
BØ1	p12	BPhase 1
BØ2	p12	BPhase 2
$\overline{7}$ COUNT	p9	$\overline{7}$ Count pulse
D	p18	4.th slep
$\overline{7}$ D	p1	
LOAD	p13	LOAD pulse
$\overline{7}$ LOAD	p4, p5 p9, p14 p15, p16 p17, p19 p21	$\overline{7}$ LOAD pulse
A		1st slep
B		2^{d} slep
C		3^{d} slep

Designed by 801110 GR

Drawn by 801110 AMS

Dwg

Check

Unit: SCU 701

Dwg. No. A25730

Signal List


LOAD
-LOAD
2 99-8 CP
1 106-14 1-GEN S
KT 719
150p
1K5
5K
+5V
74121
74S04
74S74
74S10
7437
2 99-8 CP
1 106-13 1-GEN R
1 106-13 1-GEN R
2 30-2 -CP
-,COUNT
D
-,D
A Φ 1
B Φ 1
A Φ 2
B Φ 2

SIGNAL	DESTINATION	DESCRIPTION
ADR 0 - ADR 3	p5,p6, p7	ADdRess counter bit 0 - bit 10
ADR 4 - ADR 7	p5, p6 p7, p15	
ADR 8 - ADR 9	p5, p15	
ADR 10	p15	
₇ADR COUNT LOAD	p1, p15	₇ADdRess counter load pulse

Designed by 801110 GR

Drawn by 801110 AMS

Dwg

Check

Unit SCU 701		p4
Dwg. No. A25731	Signal List	


104
108
114
124
74161
7404
R E co d c b a
T pe ci
0V
ADR 10
ADR 9
ADR 8
- ADR COUNT LOAD
ADR 7
ADR 6
ADR 5
ADR 4
ADR 3
ADR 2
ADR 1
ADR 0
1 37-6 -, MCL
3 48-8 -, LOAD
1 106-11 1-GEN N

SIGNAL	DESTINATION	DESCRIPTION
ADRS 0 - 9	p21	store register for addresses 0 - 9

Designed by 801110 GR

Drawn by 801110 AMS

Dwg

e Check



SIGNAL	DESTINATION	DESCRIPTION
$\overline{7}$CH 0 - 255	p15	$\overline{7}$CHannel 0 - 255
$\overline{7}$CH 256 - 511	p15	$\overline{7}$CHannel 256 - 511
$\overline{7}$CH 0 - 255 A	PLUG 1001	$\overline{7}$CHannel 0.- 255
$\overline{7}$CH 256 - 511	PLUG 1001	$\overline{7}$CHannel 256 - 511
$\overline{7}$0-ADR 0 - $\overline{7}$0-ADR 7	PLUG 1001	$\overline{7}$ADdRess 0 - 7 for the channels 0 - 255
$\overline{7}$1-ADR 0 - $\overline{7}$1-ADR 7	PLUG 1001	$\overline{7}$ADdRess 0 - 7 for the channels 256 - 511

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check



790219 HM 790502 LEC 810518 GR

SIGNAL	DESTINATION	DESCRIPTION
$\overline{7}$ CH 512 - 767	p15	$\overline{7}$ CHannel 512 - 767
$\overline{7}$ CH 768 - 1023	p15	$\overline{7}$ CHannel 768 - 1023
$\overline{7}$ CH 512 - 767 A	PLUG 1004	$\overline{7}$ CHannel 512 - 767
$\overline{7}$ CH 768 - 1023 A	PLUG 1004	$\overline{7}$ CHannel 768 - 1023
$\overline{7}$ 2 - ADR 0 - $\overline{7}$ 2-ADR 7	PLUG 1004	$\overline{7}$ ADRess 0 - 7 for the channels 512 - 767
$\overline{7}$ 3 - ADR 0 - $\overline{7}$ 3-ADR 7	PLUG 1004	$\overline{7}$ ADRess 0 - 7 for the channels 768 - 1023

Designed by 801110 GR

Drawn by 801110 AMS

Dwg Check

Unit		
SCU 701		p7
Dwg. No. A25734	Signal List	


124-14 ADR 0
124-13 ADR 1
124-12 ADR 2
124-11 ADR 3
114-14 ADR 4
114-13 ADR 5
114-12 ADR 6
114-11 ADR 7
7438
-,2-ADR 0
-,2-ADR 1
-,2-ADR 2
-,2-ADR 3
-,2-ADR 4
-,2-ADR 5
-,2-ADR 6
-,2-ADR 7
1004-A4
1004-B4
1004-A5
1004-B5
1004-A6
1004-B6
1004-A7
1004-B7
1004-A8
1004-B8
1004-A9
1004-B9
1004-A10
1004-B10
1004-A11
1004-B11
0V
KT704
+5V
200E
240E
1004-A12
-,CH 512-767A
1004-B12
74LS08
-,CH 512-767
1004-A14
-,CH 768-1023A
1004-B14
-,CH 768-1023
124-14 ADR 0
124-13 ADR 0
124-12 ADR 2
124-11 ADR 3
114-14 ADR 4
114-13 ADR 5
114-12 ADR 6
114-11 ADR 7
-,3-ADR 0
-,3-ADR 1
-,3-ADR 2
-,3-ADR 3
-,3-ADR 4
-,3-ADR 5
-,3-ADR 6
-,3-ADR 7
1004-A15
1004-B15
1004-A16
1004-B16
1004-A17
1004-B17
1004-A18
1004-B18
1004-A19
1004-B19
1004-A20
1004-B20
1004-A21
1004-B21
1004-A22
1004-B22

SIGNAL	DESTINATION	DESCRIPTION
CID 0 - CID 7	p9	Counter Input Data 0-7

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check



790116 HM 790502 LLC 81051n GR

SCU 701

A 137n1

LOCKOUT COUNTER SELECTOR

Circuit Diagram

SIGNAL	DESTINATION	DESCRIPTION
COUNTER = 0	p16, p18	COUNTER = 0
COUNTER ≠ 0	p14	COUNTER ≠ 0
SRID C0 - SRID C5	p10	Shift Register Input Data C0 - C7

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check

Unit SCU 701		p9
Dwg. No. A25736	Signal List	



SCU701

LOCKOUT COUNTER PART 1

Circuit Diagram

A 13732

SIGNAL	DESTINATION	DESCRIPTION
SR 0 - SR 5	p12, p8	Shift Register bit 0 - 5

Designed by 801110 GR

Drawn by 801110 AMS

Dw ice Check



810518 GR

LEC790521

HM790216

SIGNAL	DESTINATION	DESCRIPTION
SR 6 - SR 7	p12, p8	Shift Register bit 6-7
SR CHS	p14, p16 p21	Shift Register CHannel Status
$_{7}$SR CHS		$_{7}$Shift Register CHannel Status
SR LOCKOUT	p14,p17	Shift Register Lockout status
$_{7}$SR LOCKOUT	p13	$_{7}$ Shift Register Lockout status
SR SIGN CHN	p13, p16 p17,	Shift Register SIGNificant CHange Status
$_{7}$SR SIGN CHN	p13	$_{7}$Shift Register Significant Change Status

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check



HM790216 LEC790522 H105ia CR

SIGNAL	DESTINATION	DESCRIPTION
SR COUNTER = 0	p13	SR COUNTER = 0
SR COUNTER ≠ 0	p13	SR COUNTER ≠ 0
Ø 1 A	p1[illegible]	Phase 1 A
Ø 2 A	p10	Phase 2 A
Ø 1 B	p11	Phase 1 B
Ø 2 B	p11	Phase 2 B
-12V	PLUG 1003	

Designed by 801110 GR

Drawn by 801110 AMS

Dwg.

Check

Unit SCU 701

Dwg. No. A25739

Signal List

p12





HM790216 LEC790521 810518 GR

SIGNAL	DESTINATION	DESCRIPTION
CIDG A	p8	Counter Inpit Data Gate pulse A
CIDG B	p8	Counter Input Data Gate pulse B
INH COUNT	p9	INHibit COUNT
SR SIGN CHN DEC	p17	Shift Register SIGnificant CHaNge DECoded
$\overline{7}$SR SIGN DEC		$\overline{7}$ Shift Register SIGnificant CHaNge DECoded

Designed by 801110 GR

Drawn by 801110 AMS

Dwg

ce Check

CONTROL LOGIC 1A
Circuit Diagram

CIDG	B	A	
	0	0	Select SR
	0	1	Preset to NFV
	1	0	Preset to LV
	1	1	Reset



SIGNAL	DESTINATION	DESCRIPTION
₇ LOCKOUT FF	p16, p18	₇ LOCKOUT Flip Flop
SRID LOCKOUT	p11	Shift Register Input Data,LOCKOUT
₇ SRID CHS	p11	₇ Shift Register Input Data, Channel Status

Designed by 801110 GR

Drawn by 801110 AMS

Dwg Check

Unit SCU 701		p14
Dwg. No. A25741	Signal List	



Lockout fjernes hvis : -, SIGN CHANGE FF & COUNTER = 0

Lockout føres igennem hvis : SIGN CHANGE FF ! COUNTER ≠ 0

Lockout genereres hvis : SIGN CHANGE FF

SIGNAL	DESTINATION	DESCRIPTION
CHS DEC	p16	CHannel Status DECoded
LV 0 - LV 7	p8	Lockout Value bit 0 - bit 7

Designed by 801110 GR

Drawn by 801110 AMS

Dwg

e Check


KT 711 76
+5V
-12V
-5V
0V
0V
1 37-6 - MCL
4 108-2 - ADR COUNT LOAD
3 48-8 - LOAD
3 60-3 A Ø1
3 60-8 A Ø2
CHS DEC
0V
7
105
E
74151
A
6 129-3 - CH 0-255
6 129-6 - CH 256-511
7 129-8 - CH 512-767
7 129-11 - CH 768-1023
1 106-8 1-GEN K
MSB
LSB
4 104-12 ADR 10
4 104-13 ADR 9
4 104-14 ADR 8
0V
16
15
115
E2
E1
74S471
4 104-13 ADR 9
4 104-14 ADR 8
4 114-11 ADR 7
4 114-12 ADR 6
4 114-13 ADR 5
4 114-14 ADR 4
LV 0
LV 1
LV 2
LV 3
LV 4
LV 5
LV 6
LV 7

SIGNAL	DESTINATION	DESCRIPTION
CHN FF	p18	CHaNge Flip Flop
EXT CHS		EXTernal CHannel Status
SR CHS = EXT CHS	p13	Shift Register CHannel Status = External CHannel Status
SR CHS ≠ EXT CHS	p13	Shift Register CHannel Status ≠ EXTernal Channel Status.
SRID SIGN CHN	p11	Shift Register Input Data, SIGNificant CHaNge
₇SIGN CHANGE DEC	p14	₇ SIGNificant CHANGE DECoded
₇SIGN CHN FF	p18, p14	₇SIGNificant CHaNge Flip Flop

Designed by 801110 GR

Drawn by 801110 AMS

Dwg

e Check



SIGN CHANGE fjernes hvis INTERRUPT
SIGN CHANGE føres igennem hvis -,INTERRUPT
SIGN CHANGE genereres hvis CHANGE FF & COUNTER = 0 & -,LOCKOUT FF & -,SIGN CHANGE FF

SIGNAL	DESTINATION	DESCRIPTION
DONE ENABLE		DONE ENABLE
~ DEV COMP DEC	p19, p21	~ DEVice COMPlete DECoded
INTERRUPT	p18	INTERRUPT
~ INTERRUPT	p18, p16	~ INTERRUPT
OLD	p21	OLD

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check

Unit SCU 701		p17
Dwg. No. A25744	Signal List	


-INTERRUPT
INTERRUPT
-DEV COMP DEC
DONE ENABLE
OLD
27
7474
39
74S00
15
74S10
13
74S08
28
7474
32
7402
14
74S74
15
74S10
39
74S00
1 48- 3 -CLEAR
3 48- 8 -LOAD
1 106-9 1-GEN L
13 89-11 SR SIGN CHN DEC
11 102- 12 SR SIGN CHN
11 108- 10 SR LOCKOUT
19 71- 9 -DONE
3 48- 8 -LOAD
1 37- 9 CLEAR
1 48- 3 -CLEAR
11 106- 12 SR SIGN CHN
11 108- 10 SR LOCKOUT
19 71- 9 -DONE

SIGNAL	DESTINATION	DESCRIPTION
UNDEF	p21	UNDEFined

Designed by	Drawn by	Dwg Office Check
801110 GR	801110 AMS	


INTERRUPT
39
74S00
70-9 D 9
99-8 CP 10
45
46
47
74191
0V
-,CLEAR
48-3
35
7404
33
7402
34
7430
29
74S20
13
74S08
26-9 CHN FF
116-8 COUNTER = 0
23-8 -,LOCKOUT FF
27-6 -,SIGN CHN FF
43
44
74S74
UNDEF
27-9 -,INTERRUPT
48-3 -,CLEAR
106-8 1-GEN K

SIGNAL	DESTINATION	DESCRIPTION
₇ CLEAR BUSY	p19	₇ CLEAR BUSY
₇ CLEAR DEV	p19	₇ CLEAR DEVice Flip Flop
DONE	p19	DONE
₇ DONE	p17	₇ DONE
₇ INTR	PLUG 1003	₇ INTeRrupt
₇INT REQ	p20	₇ INTeRrupt REQuest
₇ IORST	p1, p19	₇ IO ReSeT pulse
RQENB	p19	REQuest ENaBLE
₇ SEL BUSY	PLUG 1003	₇SELect BUSY
₇ SEL DONE	PLUG 1003	₇SELect DONE
₇STRT DEV	p1, p19	₇STaRT DEVice
₇ DATA 5	PLUG 1003	₇ DATA Bus 5
DEV CLR	PLUG 1003	DEVice CLeaR
DEV STRT	PLUG 1003	DEVice STaRT
IORST	PLUG 1003	IO ReSeT Pulse
₇ REQUEST EN	PLUG 1003	₇REQUEST ENable
₇ MASK OUT	PLUG 1003	₇ MASK OUT

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check

Unit		
SCU 701		p19
Dwg. No. A25746	Signal List	



HM790216 LEC790522 REV ,,1113 LLM 810518 GR

SIGNAL	DESTINATION	DESCRIPTION
DEV SEL	p19, p20	DEVice SELect
$\overline{7}$ DEV SEL	p21	$\overline{7}$ DEVice SELect
$\overline{7}$ DATA 10 - $\overline{7}$DATA 15	p21	$\overline{7}$ DARA Bus bit 10 - bit 15
$\overline{7}$DS 0 - $\overline{7}$ DS 5	PLUG 1003	$\overline{7}$ Devise Select bit 0 - bit 5
INTA	PLUG 1003	INTerrupt Acknowledge
$\overline{7}$ INTP IN	PLUG 1003	INTerrupt Priority IN
$\overline{7}$ INTP OUT		$\overline{7}$ INTerrupt Priority OUT
LOGIC 1E		
LOGIC 1F	p19	

Designed by 801110 GR

Drawn by 801110 AMS

Dw... ice Check

Unit SCU 701		p20
Dwg. No. A25747	Signal List	


SWITCHES SHOWN WITH DEVICE CODE 30 8
RED DOT VISIBLE "0"
1 2 3 4 5 6
39 34
93
KT700 82
R1 9x1E
+5V
0V
7 6 5 4 3 2 10 9 8
33 LOGIC 1 E
32 LOGIC 1 1
31
39 38 37 36 35 34
51
93546
A0 A1 A2 A3 A4 A5
A=B
B0 B1 B2 B3 B4 B5
E
9 DEV SEL
7
- DEV SEL
1003A5 - DS 0
1003A6 - DS 1
1003A7 - DS 2
1003A8 - DS 3
1003A9 - DS 4
1003A10 - DS 5
74S240
20 51-9 DEV SEL
KT 719 52
+5V
330E
390E
0V
- INTP IN
1003B
1003B13 INTA
61
74LS10
32
7402
132
1K
100p
SPRAGUE
906C102x5VG
19 71-6 - INT REQ
92
7438
KT 719
- INTP OUT
91
7438
- DATA 10
- DATA 11
- DATA 12
- DATA 13
92
- DATA 14
- DATA 15

SIGNAL	DESTINATION	DESCRIPTION
$\overline{7}$ DATA 0 - $\overline{7}$ DATA 1	PLUG 1003	$\overline{7}$ DATA Bus bit 0 - bit 1
$\overline{7}$ DATA 5 - $\overline{7}$ DATA 15	PLUG 1003	$\overline{7}$ DATA Bus bit 5 - bit 15
$\overline{7}$ DATI A	PLUG 1003	$\overline{7}$ DATa In A

Designed by 801110 GR

Drawn by 801110 AMS

Dwg. Check



790116 HM 790521 ABP, Re791113 LLM H1051F GR

SIGNAL	DESTINATION	DESCRIPTION
NFV 0 - NFV 7	p8	Noise Filtering Value bit 0 - bit 7
-5V A	p10	
-5V B	p11	
-12V	PLUG 1003	

Designed by 801110 GR

Drawn by 801110 AMS

Dwg ice Check



790625 GR 791114 LLM 810518 GR

SCU 701

A 13795

NOISE FILTERING VALUE SELECTOR
-5V POWER SUPPLY
Circuit Diagram

SCU 701

connector no. - pin no. and package position no.

(card viewed from componentside)

con. no.	pin no.	
1	B25 - - - -B1	comp.side
	A25 - - - -A1	solder side





con. no.	pin no.	
4	A25 - - - A1	comp.side
	B25 - - - B1	solder side

package orientation

and pin no.

0.3"



0.6"



RC 2294

standardcard for

cassett 4S 701

CONNECTOR : J 1001				
PLUG A	SIGNAL		PLUG B	SIGNAL
1	+ 5V DC		1	+ 5V DC
2	+ 5V DC		2	+ 5V DC
3	+ 5V DC		3	+ 5V DC
4	0 - ADR 0		4	0V
5	0 - ADR 1		5	0V
6	0 - ADR 2		6	0V
7	0 - ADR 3		7	0V
8	0 - ADR 4		8	0V
9	0 - ADR 5		9	0V
10	0 - ADR 6		10	0V
11	0 - ADR 7		11	0V
12	- CH 0 - 255 A		12	- CH 0 - 255 B
13	0V		13	0V
14	- CH 256 - 511 A		14	- CH 256 - 511 B
15	1 - ADR 0		15	0V
16	1 - ADR 1		16	0V
17	1 - ADR 2		17	0V
18	1 - ADR 3		18	0V
19	1 - ADR 4		19	0V
20	1 - ADR 5		20	0V
21	1 - ADR 6		21	0V
22	1 - ADR 7		22	0V
23	+ 5V DC		23	+ 5V DC
24	+ 5V DC		24	+ 5V DC
25	+ 5V DC		25	+ 5V DC

CONNECTOR : J 1004				
PLUG A	SIGNAL		PLUG B	SIGNAL
1	+ 5V DC		1	+ 5V DC
2	+ 5V DC		2	+ 5V DC
3	+ 5V DC		3	+ 5V DC
4	2 - ADR 0		4	0V
5	2 - ADR 1		5	0V
6	2 - ADR 2		6	0V
7	2 - ADR 3		7	0V
8	2 - ADR 4		8	0V
9	2 - ADR 5		9	0V
10	2 - ADR 6		10	0V
11	2 - ADR 7		11	0V
12	-, CH 512 - 767 A		12	-, CH 512 - 767 B
13	0V		13	0V
14	-, CH 768 - 1023 A		14	-, CH 768 - 1023 B
15	3 - ADR 0		15	0V
16	3 - ADR 1		16	0V
17	3 - ADR 2		17	0V
18	3 - ADR 3		18	0V
19	3 - ADR 4		19	0V
20	3 - ADR 5		20	0V
21	3 - ADR 6		21	0V
22	3 - ADR 7		22	0V
23	+5V DC		23	+ 5V DC
24	+ 5V DC		24	+ 5V DC
25	+ 5V DC		25	+ 5V DC

800904 GR 800904 LLM



790210 HM 7?040? ABP

EIM 100

A13730

INPUT MODULE
PHOTO - COUPLERS CH 0 : 7
Circuit Diagram

RC 3422-1
p. 1 of 3



790210 HM 790402 ABP

EIM 100

A13731

INPUT MODULE
PHOTO - COUPLERS CH 8 : 15
Circuit Diagram

RC 3422-1
p. 2 of 3



EIM 100

A13732

INPUT MODULE
CHANNEL MULTIPLEXER
Circuit Diagram

RC 3422-1
p. 3 of 3

790228 LLM 790315 ABP



A13628

PCB ASSEMBLY DRAWING RC 3422

EIM100

J2 ELCO Varilock Receptacle, type 8016-038, code -		
PIN	GEN ADR	SIGNAL NAME
A		CH 0 Return
B		CH 0
C		CH 1 Return
D		CH 1
E		CH 2 Return
F		CH 2
H		CH 3 Return
J		CH 3
K		CH 4 Return
L		CH 4
M		CH 5 Return
N		CH 5
P		CH 6 Return
R		CH 6
S		CH 7 Return
T		CH 7
U		CH 8 Return
V		CH 8
W		CH 9 Return
X		CH 9
Y		CH 10 Return
Z		CH 10
AA		CH 11 Return
BB		CH 11
CC		CH 12 Return
DD		CH 12
EE		CH 13 Return
FF		CH 13
HH		CH 14 Return
JJ		CH 14
KK		CH 15 Return
LL		CH 15
MM		
NN		
PP		
RR		
SS		
TT		

Replaced by Dwg. No.

due to ECN

Replaces Dwg. No.

Design Check

Dwg. Office Check

Drawn by 800923 LLM

Designed by 800923 GR

A/S REGNECENTRALEN

CSL 52-AA95

Unit EIM 100

Dwg. No. A 25917

Jacklist

J 2



HM/NBL 800822 LLM REV. 810409 LLM

J 1 ITT Cannon, type DB - 25 P		
PIN	GEN. ADR.	SIGNAL NAME
1		0V
2		0V
3		0V
4		0V
5		0V
6		0V
7		0V
8		0V
9		0V
10		0V
11		+ 5V
12		+ 5V
13		+ 5V
14		-, ADR 0
15		-, ADR 1
16		-, ADR 2
17		-, ADR 3
18		-, ADR 7
19		-, ADR 6
20		-, ADR 5
21		-, ADR 4
22		-, CH 0 - 255 A
23		+ 5V
24		+ 5V
25		+ 5V

800904 GR 800905 LLM REV. 810409 LLM

DBSL: 064