
RCSL No: 99 0 00763
Edition: 1984.06.06
Author: Knud Erik Hansen

Title:

Technical Manual
for
EPX701

Keywords: RC759, Piccoline, EPX701, Technical Manual

Abstract: This paper contains all technical information about EPX701, Prom expansion module to RC759.

(26 printed pages)

TABLE OF CONTENTS

PAGE

1. INTRODUCTION 1

2. TECHNICAL DESCRIPTION 2

3. CHECK OUT PROCEDURE 4

4. Logic Diagrams 5

 4.1 Signal List p.1 DWG A26292 6

 4.2 Circuit Diagram p.1 DWG A26284 7

 4.3 Signal List p.2 DWG A26293 8

 4.4 Circuit Diagram p.2 DWG A26285 9

 4.5 Signal list p.3 DWG A26294 10

 4.6 Circuit Diagram p.3 DWG A26286 11

 4.7 Signal list p.4 DWG A26295 12

 4.8 Circuit Diagram p.4 DWG A26287 13

 4.9 Signal List p.5 DWG A26296 14

 4.10 Circuit Diagram p.5 DWG A14650 15

 4.11 Signal List p.6 DWG A26297 16

 4.12 Circuit Diagram p.6 DWG A26288 17

APPENDICES:

A. INDICES 20

 A.1 Survey of Figures 20

1. INTRODUCTION

The EPX701 (EXpander module) module expands the prom capacity of RC759 with 128Kbytes. This module is placed as a "baby-print" inside to the central unit in connector J13 and power supplied from this connector.

Figure 1 shows the installation of EPX701.




Fig. 1. Installation of EPX701

2. TECHNICAL DESCRIPTION

2.

This module is placed in the memory address area 40000H - 60000H as shown on figure 2.

bit	15	8	7	B	Address
	POS 7 ROA926		POS 6 ROA922		40000H
	POS 9 ROA927		POS 8 ROA923		48000H
	POS 11 ROA 928		POS 10 ROA924		50000H
	POS 13 ROA 929		POS 12 ROA925		58000H
					60000H

Fig. 2. Memory Address Area

The chip enable to the proms are generated by the PAL-circuit, PAT588, shown on figure 3.

PAL16L8
PAT588

PAL DESIGN SPECIFICATION
1984.05.06, KNEH

ADDRESS DECODER TO EXP701

/RAS /CAS X2 AX15 AX14 AX16 7 8 9 GND
11 SCOL /ENBUS /POE /PCE3 /PCE2 /PCE1 /PCED SROW VCC

IF (VCC) /SROW = X2+/RAS
IF (VCC) /SCOL = X2+/CAS
IF (VCC) PCED = /AX16*/AX15
IF (VCC) PCE1 = /AX16*AX15
IF (VCC) PCE2 = AX16*/AX15
IF (VCC) PCE3 = AX16*AX15
IF (VCC) POE = /X2
IF (VCC) ENBUS = CAS*/X2

DESCRIPTION:

Fig. 3. PAL Design Specification

3. CHECK OUT PROCEDURE

3.

The EPX701 is supplied with roms containig a standalone system with CCP/M + COMAL80. Use the following simple procedure to see that the module works.


- a. Set default load to PROM as described in the installation manual for RC759 (PICCOLINE).
- b. Push RESET on RC759. Now CCP/M is loaded from EXP701. Comal 80 is automatically started.
- c. Load "sekanter".
- d. RUN this program.

4. Logic Diagrams

4.


Signal Name	Destination	Description
MDX0-7	p.6	Memory Data bit X0-X7. This bits contains bit 0-7 (even byte) of the memory bus.

84.04.09/KNEH 84.05.14/AMS




Signal Name	Destination	Description
MDX 0-7	p.6	Memory data bit X0-X7. This bits contains bit 0-7 (even byte) of the memory bus.

84.04.09/KNEH 84.05.14/AMS




Signal Name	Destination	Description
MDY0-7	p.6	Memory data bit Y0-Y7. This bits contains bit 8-15 (ODD byte) of the memory bus.

84.04.09/KNEH 84.05.14/AMS






Signal Name	Destination	Description
MDY 0-7	p.6	Memory data bit Y0-Y7. This bits contains bit 8-15 (ODD byte) of the memory bus.

84.04.09/KNEH 84.05.14/AMS




Signal name	Destination	Description
AX 1-15	p.1 p.2 p.3 p.4	Address bit 1-15. Bit 1 is the least significant bit. This address is derived from the multiplexed row/COL address using RAS/CAS signals.
/EN BUS DRIVE	p.5	Enables the memory data bus drivers to the CPU740 memory bus (MD0-15). True if CAS=1 and X2=0.
MD0-15	p.13	CPU740Memory Data bus bit 0-15.
/PROM CE 0	p.1 p.3	PROM Chip Enable. Address 40000H - 47FFFH.
/PROMCE1	p.1 p.3	Prom Chip Enable Address 48000H-4FFFFH.
/PROMCE 2	p.2 p.4	Prom Chip Enable Address 50000H-57FFFH.
/PROMCE3	p.2 p.4	Prom Chip Enable Address 58000H - 5FFFFH
/PROM OE	p.1 p.2 p.3 p.4	PROM output Enable True if X2=0.
SET COL	p.5	SET COLUMN part of the address The COL register is set on the leading edge of /CAS if X2=0.
SET ROW	p.5	SET ROW part of the address. The ROW register is set on the leading edge of /RAS if X2=0.




84.04.09/KNEH 84.05.16AMS

Signal Name	Destination	Description
MDX 0-7	p.5	Memory data bit X0-X7. This bits contains bit 0-7 (even byte) of the memory bus.
MDY 0-7	p.5	Memory data bit Y0-Y7. This bits contains bit 8-15 (ODD byte) of the memory bus.



84.04.09/KNEH 84.05.14/AMS



PCB126 COMPONENT NOTATION

Fig. 4. Assembly Drawing

Pin number	Signal name
1	ov
2	+5V
3	MD0
4	-1
5	-2
6	-3
7	-4
8	-5
9	-6
10	-7
11	-8
12	-9
13	-10
14	-11
15	-12
16	-13
17	-14
18	-15
19	RC0
20	-1
21	-2
22	-3
23	-4
24	-5
25	-6
26	-7
27	-8
28	/RAS2
29	/CAS
30	/WEHI
31	/WEL0
32	X0
33	X1
34	X2
35	Ov
36	+5V

Fig. 5. Plug List P13

A. INDICES

A.

A.1 Survey of Figures

A.1

1. Installation of EPX701	1
2. Memory Address Area	2
3. PAL Design Specification	3
4. Assembly Drawing	18
5. Plug List P13	19

RETURN LETTER

Title: Technical Manual for EPX701

RCSL No.: 99 0 00763

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ **Title:** _____

Company: _____

Address: _____

Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

**Affix
postage
here**

 **REGNECENTRALEN**
af 1979

**Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark**