



















REVISION HISTORY FOR FIU BOARD

1

4/20/82

Remove SIGN_BIT input from MERGE_TMUX and therefore delete the mux
* sign extension is only needed for 64 bits

Add zero detector to FIU_VODATA bus

Add VALUE/TYPE_DATA bus receivers for ERCC
* allows FIU flexibility during LOAD_WDR and READ_RDR ops

Renamed ROTDAT_REG to MERGE_DREG
* ROTDAT_REG was being confused with RDR (READ_DREG)

Make MERGE_DREG diagnostically scannable

Add connection from MERGE_DREG to FIU_VODATA bus
* allows MERGE_DREG to be read and written in same cycle
* increases diagnostic visibility

Change connection to ADDRESS bus from input to bidirectional

Add detail to control (SBIT_SEL(0:6), BADBITID(0:6), COND_CODE,
FIU_EQZERO)

BLOCK COPY FLOW


CASE 1


				BUSES			REGISTERS		
				TYPE	VALUE	FIU	TAR	VAR	MDR
R0	-	T(W1)	->						
R1	<- V(W1)	T(W2)	->						
R2	<- V(W2)	-	-						
1:	LOAD_MAR(R1(V)), START READ, EXTRACT((T,V),T(W1) -> FIU);			T(R0)	V(R0)	- T(W1) LOAD	- -	- -	- -
2:	CONTINUE, V(R0) -> VAR;			-	V(R0)	- -	- -	- V(R0)	- -
3:	READ_RDR, T(R1) -> TAR, EXTRACT((T,V),T(W2) -> MDR);			T(R1)	V(R1) LOAD	- -	- T(R1)	V(R0) V(R0)	- T(W2)
4:	READ_RDR, LOAD_MAR(W1(V)), START WRITE, EXTRACT((TA,VA),V(W1) -> VAR);			T(R2)	V(R2) LOAD	- -	T(R1) T(R1)	V(R0) V(W1)	T(W2) T(W2)
5:	LOAD_WDR(T,VA);			T(W1)	V(W1)	- -	- -	V(W1) V(W1)	T(W2) T(W2)
6:	LOAD_MAR(W2(V)), START WRITE, EXTRACT((T,V),V(W2) -> FIU);			T(R2)	V(R1) V(W2) LOAD	- - -	- -	- -	T(W2) T(W2)
7:	LOAD_WDR(TF,V), MDR -> FIU_VO -> T;			T(W2)	V(W2)	T(W2) T(W2)	- -	- -	T(W2) T(W2)


UNALIGNED SOURCE, ALIGNED DEST


CASE 2


				BUSSES			REGISTERS		
				TYPE	VALUE	FIU	TAR	VAR	MDR
R1	<- T(W1) V(W1) ->								
R2	<- T(W2) V(W2) -								
1:	LOAD_MAR(R1(V)), START READ;	-	-	-	-	-	-	-	-
2:	CONTINUE, V(R0) -> VAR;	-	V(R0)	-	-	-	-	V(R0)	-
3:	READ_RDR, T(R1) -> TAR, EXTRACT((T, VA), T(W1) -> FIU);	T(R1)	V(R1) LOAD	- T(W1) LOAD	-	-	V(R0) T(R1) V(R0)	-	-
4:	READ_RDR, V(R1) -> FIU -> VAR, EXTRACT((T, V), V(W2) -> MDR);	T(R2)	V(R2) LOAD	V(R1) V(R1)	T(R1) T(R1)	- V(R1) V(W2)	-	-	-
	LOAD_MAR(W1(V)), START WRITE, EXTRACT((TA, VA), V(W1) -> FIU);	-	-	- V(W1) LOAD	T(R1) T(R1)	V(R1) V(W2) V(R1) V(W2)			
6:	LOAD_WDR(T, V), CONTINUE, EXTRACT((TF, VA), T(W2) -> TAR);	T(W1)	V(W1)	T(R2) T(R2)	- T(W2)	V(R1) V(W2) V(R1) V(W2)			
7:	LOAD_WDR(TA, VF), MDR -> FIU_VO -> V;	T(W2)	V(W2)	V(W2) V(W2)	T(W2) T(W2)	- -	V(W2) V(W2)		
































This is a list of micro events as the stand today. They are divided to several different classes.

	condition	E/L	mask	specify	priority
MEMORY ERRORS					
page fault	X	E	X		2
ECC error		E			3
page mode error		E			4
TYPE CHECK ERRORS					
unary class error	X			X	5
binary class error	X			X	6
privacy check error	X	E		X	
ARITHMETIC					
val_overflow (64 bits)	X				
type_overflow (64 bits)	X				
max_bound error	X			X	
min_bound error	X			X	
EXTERNALS					
timer	X		X		
diagnostic_interrupt	X		X		
power failure	X		X		1
sysbus	X		X		

Conditions are events that can also be tested as conditions. Maskable events can be turned off, by setting the corresponding bit in a register on the micro-sequencer. Specifiable events are enabled/disabled on a per micro-instruction basis. Some events have the indicated priority levels (1 is the highest priority).

Events which are early (E) cause the execution of the current micro-instruction to be stopped. The next micro-instruction executed is a NOP, and the following micro-instruction is the first micro-instruction of the appropriate event handler (Each event maps to a unique address). Events which are late allow the current micro-instruction to complete and inhibit the completion of the next micro-instruction. The instruction following the inhibited micro-instruction is the first micro-instruction of the event handler. (In either case the micro-PC that is pushed onto the stack is the PC of the micro-instruction that was inhibited or stopped.)

MACRO EVENTS

2/23

The following is a list of macro events, divided into arbitrary classes.

MEMORY	condition	mask	priority
refresh memory	X		2
SEQUENCER			
IBUF_empty	X	X	3
resolve_links	X	X	6
CSA_underflow	X	X	4
CSA_overflow	X	X	5
EXTERNALS			
sysbus	X	X	
timer	X	X	
diagnostic intr.	X	X	
power failure	X	X	1

All macro-events will only occur during a dispatching instruction. The dispatch micro-instruction will complete entirely, except the following instruction will be the first micro-instruction of the macro event handler. Most of the macro events are testable conditions and most are maskable.

BRANCH CONTROL

The micro-sequencer allows 16 possible branch types which are as follows:

brt	--conditional branch (branch if true)
brf	--conditional branch (branch if false)
br	--unconditional branch
cont	--continue (PC + 1)
callt	--conditional call (call if true)
callf	--conditional call (call if false)
call	--unconditional call
returnt	--conditional return (return if true)
returnf	--conditional return (return if false)
return	--unconditional return
dispt	--conditional dispatch (dispatch if true)
dispf	--conditional dispatch (dispatch if false)
disp	--unconditional dispatch
case	--jump to the branch address plus the lsb 14 bits --of the FIU_DATA from the last cycle
case_call	--same as the case, except PC + 1 is pushed onto --the stack
push	--push the branch address onto the micro_stack

The next micro-address for each combination of condition value and branch type is shown in the following table.

branch_type	condition value	
	true	false
brt	branch_addr	PC + 1
brf	PC + 1	branch_addr
br	branch_addr	branch_addr
cont	PC + 1	PC + 1
callt	branch_addr	PC + 1
callf	PC + 1	branch_addr
call	branch_addr	branch_addr
returnt	micro_stack	PC + 1
returnf	PC + 1	micro_stack
return	micro_stack	micro_stack
dispt	decode_ram	PC + 1
dispf	PC + 1	decode_ram
disp	decode_ram	decode_ram
case	branch_addr + FIU_data(0:14) --for both cases	
case_call	" -- "	
push	PC + 1	PC + 1

BRANCH-ADDR


Each hardware board has a micro-field that selects one of the testable conditions on that board (this condition may be a combination of conditions on that board). The micro-sequencer has a micro-field that selects which of these board conditions are tested during this micro-instruction (this tested condition may be a combination of the board conditions, or a combination of the board conditions and the latched condition).


The micro-sequencer contains a latch that will latch the state of the currently tested condition under microcode control. One bit of the micro word specifies if the currently selected condition is to be latched. (This latched condition may be selected as a branch condition, see branch timing below.)

Because of the timing for the conditions some occur early in a micro-cycle and some occur late. Early conditions may always be selected for branches. Late conditions, if selected for a branch condition, must be followed by a hint. The hint informs the micro-sequencer that usually the branch will fail (take PC + 1) or usually the branch will succeed (take the branch address). If the hint is not correct the micro-sequencer will not execute the selected micro-instruction, but will take one micro-cycle to calculate the correct micro-address. The branch timing bits for the early/late/hint conditions are interpreted as follows.

branch_timing

0	0	branch on an early condition
0	1	branch on a latched condition
1	0	branch on a late condition, hint is PC + 1
1	1	branch on a late condition, hint is take the branch





MICRO EVENT CONTROL --1 bit

disable all micro events --1 bit

MACRO EVENT CONTROL --2 bits

disable all macro events --1 bit

disable dispatch event -- 1 bit (during this cycle)

WRITE STROBES --5 bits

resolve circuit --1 bit

macro_PC --1 bit

return_PC --1 bit

instr_buff --1 bit

insert_instr --1 bit

COMMON WRITE SELECTS --4 bits

break_mask

micro_mask

macro_mask

clear CSA

control_pred

control_top

save_reg

cond(if false) load macro_PC & instr_buff

push micro stack

pop micro stack

NOP

MEMORY ADDRESS CONTROL --4 bits

memory type --3 bits

(data, code, control1, control2, type, queue, import, nop)

addr from sequencer --1 bit

MICRO SEQUENCER MICROCODE BITS
(CURRENT TOTAL 47)

3/30/8

DATA LATCH CONTROL --2 bits

open latch & validate
open latch & invalidate
invalidate

---not sure if this is necessary

nop

DATA DRIVE CONTROL --2 bits

nop, val, type, both

SEQUENCER BUS ENABLES high half (0:63) --2 bits

latch
name_bus, ll, offset_bus
name_bus, ll, save_bus

SEQUENCER BUS ENABLES low half (64:127) --2 bits

latch
PC drive
assorted masks (break, micro, and macro)

RESOLVE CONTROL --6 bits

VALID BITS --2 bits

clear >ll
set ll
clear ll
nop

LEX LEVEL CONTROL -- 2 bits

current lex
seq_bus (57:60) - 1
4 lsb of branch address

WRITE CONTROL --2 bits

name, offset, and current_ll
name, offset
name
offset

CONTROL MUX --2 bits

offset_bus
seq_bus (64:83)
seq_bus (37:56)

OFFSET BUS --2 bits

resolve output
control_pred
control_top

CODE ADDR MUX --1 bits

return_PC
MAR

CONDITION BITS --25 bits

branch type --4 bits
latch condition --1 bit
branch timing --2 bits
condition select --4 bits
branch address --14 bits