IBM System/3 Basic Assembler Reference Manual

Program Numbers: 5702-AS1 (Models 8 and 10) 5704-AS1 (Model 15) 5704-AS2 (Model 15) 5705-AS1 (Model 12)

SC21-7509-7 File No. S3-21 Program Product

Preface

This publication is a reference manual for the programmer using the IBM System/3 Basic Assembler language. This language provides facilities for representing machine usable instructions symbolically on a one-for-one basis. The symbolic representations are translated by the IBM System/3 Basic Assembler into the machine usable form necessary for running a program on the System/3.

System/3 Model 8

The System/3 Model 8 is supported by System/3 Model 10 Disk System control programming and program products. The facilities described in this publication for the Model 10 are also applicable to the Model 8, although the Model 8 is not referenced. It should be noted that not all devices and features which are available on the Model 10 are available on the Model 8. Therefore, Model 8 users should be familiar with the contents of *IBM System/3 Model 8 Introduction*, GC21-5114.

Eighth Edition (April 1975)

This is a minor revision of SC21-7509-5 incorporating Technical Newsletters:

SN21-5385 March 17, 1976 SN21-5434 December 31, 1976 SN21-5536 June 24, 1977

This revision makes some changes to various pages and introduces information concerning the IBM System/3 Model 8. Changes to text and small changes to illustrations are indicated by a vertical line at the left of the change; new or extensively revised illustrations are denoted by the symbol \bullet at the left of the figure caption.

This edition applies to version 12, modification 00 of IBM System/3 Model 10 Disk System Basic Assembler (Program Product Number 5702-AS1); version 03, modification 00 of IBM System/3 Model 15 Basic Assembler (Program Product Number 5704-AS1); and to all subsequent versions and modifications unless otherwise indicated in new editions or technical newsletters. Changes are continually made to the specifications herein; before using this publication in connection with the operation of IBM Systems, consult the latest IBM System/3 Bibliography, GC20-8080, for the editions that are applicable and current.

Requests for copies of IBM publications should be made to your IBM representative or to the branch office serving your locality.

A Reader's Comment Form is at the back of this publication. If the form is gone, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota 55901.

©Copyright International Business Machines Corporation 1970, 1971, 1972, 1973, 1975

Related Publications

The IBM System/3 Models 8, 10, 12, and 15 Components Reference Manual, GA21-9236, contains specifications governing the use of assembler language instructions.

Contents

INTRODUCTION Minimum System Requirements	•			•			•		1 1
Main Storage Requirements .	•				•				2
PART I. BASIC ASSEMBLER I	LAN	GU	AC	ΕE					3
Basic Statement Format									3
Terms and Expressions									3
Terms									5
The Symbol									5
The Self-Defining Term .									5
Location Counter Reference									6
Expressions									7
Assembler Coding Conventions						•			8
The Statement Format									8
Comment Statements									10
Addressing									12
Direct Addressing	ż								12
Base-Register Displacement A									12
Relative Addressing									12
Instruction Addressing									13
Data Addressing									13
Control of Location Counter	•	•							13
Machine Instruction Statements	•	·	·	•					13
Name Entry Attributes						•	·	·	14
Machine Instruction Mnemon					•	•	•	•	14
Extended Mnemonic Codes						:		•	14
Machine Instruction Operand	•	·	•	•	•	•	•	•	14
Assembler Instruction Statement	6 .	•	•			•			17
Symbol Definition Instruction		•			:	•	•		17
Data Defining Instructions .					•	•	•		18
						•			20
Listing Control Instructions Program Control Instructions		•		•					22
Togram Control Instructions	•	·	·	•	·	•	·	·	
PART II. PROGRAMMER'S GU	IIDI	E							27
Assembler Control Statements									27
Headers Statement									27
Options Statement	•	·							27
OCL Statements For Assembler	÷	•							29
OCL For Loading the Assemb									29
OCL For Calling the Assembl									31
Sample Assembler Procedure	Sto	red	in	Pro	ced			-	
									32
Library									32
Record Formats									32
Object Program After Punch									33
Assembly Time Data File Requir									34
Source File									34
Object File									34
Work File									34
Operating Procedures									36
Placing Assembler Subrouting							orar	у.	36
Using Assembler Object Prog									
Loader		•							37
									38
Assembler Listing Control Statements		•	•	·	•	:	:	:	38
External Symbol List (ESL)									39
External Symbol Elst (ESE)	•	•	•	•	•	•	•	•	

-

.

Source and Object Listing .										39
Cross-Reference List External Symbol List (ESL) 7									•	40
External Symbol List (ESL) 7	abl	e Si	ze							42
APPENDIX A: MACHINE IN	IST	RU	CTI	ON	S					43
Machine Language Instruction	n Fo	orma	ts							43
Operation Code										43
										43
Q Code	·	•	·	•						43
										43
Storage Addresses Mnemonic Operation Codes (· ·		·	·	·		·	·	47
Mnemonic Operation Codes (мас	chine	e)	٠	٠	•		·	·	
Extended Mnemonic Codes	•	·	•	·	·	•	·	·	·	48
		am		זידיר	~ N					
APPENDIX B: ASSEMBLER		511	CUC	.11	UN					
REFERENCE TABLE .	•	·	٠	•	·	•	·	·	·	67
APPENDIX C: SYSTEM/3 A	SSE	EMB	LE	R	- SC	UR	CE			
LANGUAGE ERROR CODE										69
APPENDIX D: ASSEMBLER	I.A	NG	UA	GF	SU	BR	ou	TIN	JE	
TO RPG II LINKAGE .										71
										71
Using Fields in the RPG II Pro										
Referencing a Field in an I							•			71
Referencing a Table or Arr										71
Referencing an Indicator i	n ar	ı RF	GI	I P	rogr	am	•	•	•	72
RPG II Linkage Sample Progr. RPG II Linkage Sample Progr.	am	1								72
RPG II Linkage Sample Progr	am	2								72
I/O Subroutines										72
Linkage for I/O Subroutin	•	•	•	•	•					72
Library Deck Generator Progr										76
Library Deck Generator Flog	am		Jue	110	- 01	1y)	·			76
Writing the Assembler Lan	igua	ge r	105	,i an	1	·		•		79
Assembling the Subroutine							•	•		
Running the LDG Program	1	•	•	·	٠	·	·	·	·	79
Output of the LDG Progra	m	•		•	·	•	•	•	•	82
Example										82
APPENDIX E: ASSEMBLER	LA	١NG	UA	GE	SU	BR	OU	TIN	νE	
TO COBOL OR FORTRAN										86
Standards										88
		-	-							
APPENDIX F: BASIC ASSE	МВ	LEF	R S	AM	PLE					
PROGRAM										89
Model 10 and Model 12 Sam	ole I	Proc	iran	as						89
										89
Program Description .	•	·	·	·	•			·	·	93
Model 15 Sample Program .	·	·	•	•	·	·	•	·	·	93
Program Description .	·	•	·	·	·	·	·	·	•	75
				~ .				-		
APPENDIX G: IBM 1255 M							TE	ł		
READER SUPPORT (Mode	els 1	2 ar	nd 1	15 (Dnly	()	٠	·	·	99

i

ü

Introduction

The IBM System/3 Basic Assembler language is a symbolic language. That is, it must be translated into a form usable by the computer before a program can be run. The computer-usable form is called machine language, and the IBM System/3 Basic Assembler language provides a convenient method for representing, on a one-for-one basis, machine language instructions and related data necessary to write a program for IBM System/3. This one-for-one relationship to machine language instructions gives assembler language great programming versatility.

The assembler language is composed of symbols, called mnemonics, which are used to represent the operation codes of two types of instruction statements:

- 1. *Machine instruction statements* are the symbols that represent machine language instructions on a one-for-one basis. Note that symbolically represented machine instructions are *translated* into machine language by the assembler.
- 2. Assembler instruction statements are instructions which control the functions of the assembler. Each assembler instruction statement causes the assembler to perform a specific operation during the assembly process.

The IBM System/3 Basic Assembler:

- Processes instructions written in assembler language.
- Translates the assembler language instructions into machine language.
- Assigns storage locations.
- Performs other functions necessary to produce an executable machine language program.

In order to call the assembler from its storage location, a specific set of OCL (operation control language) instructions must be used. Following these OCL instructions, the user may elect to include an OPTIONS instruction, a facility which allows him to take advantage of various combinations of output listings and punched decks. There are certain procedures for storing assembler routines on the Model 10 Disk System, Model 12, and Model 15 R (relocatable) Library and for loading assembler object programs into main storage. These procedures, as well as the other items mentioned briefly above, are discussed more fully in the text.

MINIMUM SYSTEM REQUIREMENTS

The minimum system configuration and optional device support for the Basic Assembler program is shown in the *IBM System/3 Models 6, 8, 10, and 12 System Generation Reference Manual,* GC21-5126 and in the *IBM System/3 Model 15 System Generation Reference Manual,* GC21-7616.

MAIN STORAGE REQUIREMENTS

The Model 10 Disk System Basic Assembler (5702-AS1) requires 8,192 bytes of main storage for execution, exclusive of control program requirements.

The Model 12 Basic Assembler (5705-AS1) and the Model 15 Basic Assembler (5704-AS1 or 5704-AS2) require 10,240 bytes of main storage for execution, exclusive of control program requirements.

Part 1. Basic Assembler Language

The IBM System/3 Basic Assembler language is a symbolic language that provides a convenient method for representing, on a one-for-one basis, machine language instructions. The symbolic representations in assembler language coding are translated by the IBM System/3 Basic Assembler into the machine language form usable by the computer. In order to code in assembler language, the user must become familiar with certain terms, coding conventions, instructions, and other features of the language. The remainder of this chapter deals with these items.

BASIC STATEMENT FORMAT

A statement coded in assembler language can contain up to four entries from left to right: Name, Operation, Operand, and Remark. See Assembler Coding Conventions in this manual for an explanation of the contents and functions of each entry.

TERMS AND EXPRESSIONS

A term is a single symbol, self-defining value, or location counter reference which can be used only in the operand field of an assembler language instruction. The three types of terms are described under *Terms* in this section.

An expression consists of one or more terms. It is used to specify the operand fields of assembler language instructions. Terms and expressions are classed as either absolute or relocatable. A term or expression is absolute if its value is not changed when the assembled program in which it is used is relocated in main storage. A term or expression is relocatable if its value is changed when the program in which it is used is relocated. Program relocation is the loading of an assembled program (object program) into a different area of main storage from that which was originally assigned by the assembler. The difference (in bytes) between the originally assigned address of the object program and the address of the relocated object program is the amount of relocation. The addresses assigned to all instructions and data in the relocated program are changed by the amount of relocation. In Figure 1, Object Program A is initially loaded at address 2000 in main storage. When Object Program A is loaded a second time, it is placed at address 3000 in main storage. The amount of relocation is 1000 bytes. Therefore, the values of all relocatable terms and expressions used in Object Program A would be increased by 1000 during the second loading.







Storage

* The amount of program relocation is 1000 bytes.

Figure 1. Program Relocation

4

TERMS

Three types of terms are used in the IBM System/3 Basic Assembler language.

- Symbol
- Self-defining term
- Location counter reference

The Symbol

A symbol is a character or combination of characters used to represent storage locations, instructions, input/ output units, registers, or arbitrary values. A symbol can be used in either the name field or the operand field of a statement. When used in the name field, the symbol is called a name field entry. When used in the operand field, the symbol is called a symbolic term.

When the assembler finds a symbol in the name field of a statement, it assigns to that symbol an address value attribute. See *Addressing* in this section. The assembler also assigns a length attribute to the symbol, which is the number of bytes in the storage field named by the symbol. There are exceptions. When the assembler encounters EQU, START, or TITLE statements, it does not assign the usual attributes. EQU name field entries derive their values from the operand, START name field entries are assigned a length of 1, and TITLE name field entries are assigned no values at all.

The same symbol cannot be used as a name entry more than once within a program with the exception of the TITLE card. In order for a symbol to be used in the operand field, it must be defined (that is, used as a name) on an instruction other than a TITLE card somewhere in the program. Once it is defined, the symbol may appear in any number of operands. Whether the symbol is used as a name or an operand, these rules must be followed:

- The symbol can consist of no more than six characters, the first of which must be either alphabetic or \$, #, @. The other characters can be any combination of alphabetic, numeric, or \$, #,@.
- 2. Blanks and special characters other than \$, #, @ cannot be used in a symbol.

The Self-Defining Term

The self-defining term is a term which specifies an actual value or bit configuration.

The value expressed by the self-defining term is taken literally by the assembler and is assembled into the instruction. Like all terms, the self-defining term is used only in the operand field.

There are four types of self-defining terms:

- Decimal
- Hexadecimal
- Binary
- Character

Decimal Self-Defining Terms

A decimal self-defining term is an unsigned decimal number written as a sequence of decimal digits. High order zeros may be used, such as in 0003. If a decimal term is used as an address, its value cannot exceed the number of bytes in main storage. A decimal term consists of no more than five digits and cannot exceed a value of 65,535. This value is equivalent to the binary value that can be contained in two bytes. A decimal self-defining term is assembled as its binary equivalent.

Examples: 16 132 00006 43678

In the following example, a decimal self-defining term is used in a Move Immediate (MVI) instruction. The binary equivalent of 25 would be placed in the 1-byte area referenced by the symbol, COST

NAME	OPERATION	OPERAND
ALPHA	MVI	COST, 25

Hexadecimal Self-Defining Terms

Hexadecimal self-defining terms can consist of up to four hexadecimal digits enclosed in apostrophes and preceded by the letter X.

Examples: X'C34A' X'04F' X'6' X'DE'

Each digit is assembled into its 4-bit binary equivalent. Therefore, the maximum value would be X'FFFF' (65,535).

The following is an example of the use of a hexadecimal self-defining term. The 1-byte area at SWITCH would contain the hexadecimal value F0 (binary, 11110000) after execution of the instruction.

NAME	OPERATION	1	OPERAND
ВЕТА	MVI		SWITCH, X'F0'

Character Self-Defining Terms

Character self-defining terms consist of one or two characters enclosed by apostrophes and preceded by the letter C; such as C'A3'. Any of the valid punch combinations can be used in a character self-defining term.

Examples: C'A9' C'EA' C'LB' C'3'

Because certain terms in the assembler language must be enclosed by apostrophes (such as C'EA'), for every apostrophe that is used as a character in a self-defining term, two must be written. For example, the characters A' would be written as C'A'''.

In the following example, a dollar sign (\$) would be moved into the byte field at REPORT.

NAME	1	OPERATION	OPERAND
DELTA	 	MVI	REPORT, C'\$'

Location Counter Reference

Binary Self-Defining Terms

Binary self-defining terms are written as a sequence of 1's and 0's enclosed in apostrophes and preceded by the letter B; such as B'1011'. This term would appear in storage as 00001011. The high-order (leftmost) bits are padded with 0-bits to make a multiple of eight bits of data (one or two bytes). A maximum of 16 bits of data can be represented in each term. In the following example of a Move Immediate instruction, the binary information will be moved into the 1-byte field at AREA.

NAME	OPERATION	OPERAND
GAMMA	MVI	AREA, B'10110011'

Location Counter: The location counter is an internal counter, maintained by the assembler, which always points to the next available storage location. As each new statement is processed, the location counter is increased by the number of bytes in the assembled statement. The assembler uses the current address in the location counter to assign consecutive storage addresses to program statements.

Location Counter Reference: A location counter reference is an asterisk (*) used as a term in the operand of an instruction. When the assembler encounters an asterisk, it substitutes the current value of the location counter (which always points to the next available storage location) for the asterisk.

EXPRESSIONS

An expression consists of an arithmetic combination of one or more terms. In a multi-term expression, terms must be separated by an arithmetic operator: the arithmetic operators are + for addition, - for subtraction, and * for multiplication.

Examples: AREA+X'2D' N-25 R+15 A*8

The rules for coding an expression are:

- 1. Two terms or two operators must not be used consecutively in an expression.
- 2. Parentheses cannot be used in an expression.
- 3. Only absolute terms can be used in a multiply operation.
- 4. Blanks are not allowed in an expression.
- 5. a. Using the Model 10 disk system basic assembler, an expression may consist of only one term when that term is a symbol used as the operand of an EXTRN statement.
 - b. Using the Model 15 basic assembler, if the expression contains an external symbol, then the expression must be of the form A or A±e. A is a symbol used as the operand of an EXTRN statement and e is an absolute expression.

Note: An A±e expression must not be in a Model 10 subroutine with RPG II.

If there is more than one term in the expression, the terms are reduced to a single value as follows:

- 1. Each term is evaluated separately.
- 2. Arithmetic operations are then performed in a left-to-right sequence, except that multiplication is performed before addition or subtraction. An example would be A+B*C, which would be evaluated as A+(B*C), not (A+B)*C. The result would be the value of the expression.
- 3. The intermediate result of the expression evaluation is a 3-byte, or 24-bit value. Intermediate results must be in the range of -2^{24} through $2^{24}-1$.

Negative values are carried in the two's-complement form. The final value of the expression is the truncated, rightmost 16 bits of the result. The value of the expression before truncation must be in the range of -65536 through +65535. A negative result is considered to be a 2-byte positive value.

Note: In address constants the full 24-bit final expression result is truncated on the left to fit the length of the constant.

Absolute Expressions: An expression is considered absolute if its value is unaffected by program relocation.

An absolute term may be a non-relocatable symbol, or any of the self-defining terms. All arithmetic operations are permitted between absolute terms.

An absolute expression can contain relocatable terms or a combination of relocatable and absolute terms under the following conditions:

- 1. The expression must contain an even number of relocatable terms.
- 2. The relocatable terms must be paired and each pair must consist of terms with opposite signs. The paired terms need not be adjacent.
- 3. Relocatable terms cannot be used in a multiplication operation.

Pairing relocatable terms with opposite signs cancels the effect of the relocation, because both terms would be relocated by the same value. Therefore, the value represented by the paired terms would, in effect, remain constant regardless of the program relocation. For example, in the absolute expression A-Y+X, A is an absolute term and X and Y are relocatable terms. If A equals 50, Y equals 25, and X equals 10, the value of the expression would be 35: If X and Y are relocated by a factor of 100, their values would become 110 and 125, respectively. However, the expression would still evaluate as 35 (50-125+110=35). Absolute expressions reduce to a single absolute value.

Relocatable Expressions: A relocatable expression is one whose value changes by the amount of relocation when the program in which it is used is relocated. All relocatable expressions must reduce to a positive value. A relocatable expression can be a combination of relocatable and absolute terms under the following conditions:

- 1. There must be an odd number of relocatable terms.
- 2. All relocatable terms, except one, must be paired and each pair must consist of terms with opposite signs. The paired terms need not be adjacent.
- 3. The unpaired term must not be immediately preceded by a minus sign.
- 4. Relocatable terms cannot enter into a multiplication operation.

All terms in a relocatable expression are reduced to a single value. This single value is the value of the unpaired relocatable term after it has been adjusted (displaced) by the resultant value of the other terms in that expression. For example, in the expression W-X+Y where W, X, and Y are relocatable terms; and W=10, X=3, Y=1; the result would be the relocatable value of 8.

If the program is relocated by 100 bytes, the resultant value of the expression would be increased by the amount of relocation (100), giving the expression a value of 108.

In the following expression, a combination of absolute and relocatable terms are used: A+F*G-D+B. A, D, and B are relocatable terms; F and G are absolute terms. When given the values A=3, B=2, D=5, F=1, and G=4, the result would be a relocatable value of 4. The multiplication occurred first, resulting in 4; then the addition and subtraction of the other terms, including the result of the multiplication, was performed in a left-to-right direction. The result of the arithmetic operations is a relocatable value of 4 for this expression.

Upon relocation, the value of this expression can be determined by adding the amount of relocation to all relocatable terms.

ASSEMBLER CODING CONVENTIONS

This section explains the general coding conventions associated with the IBM System/3 Basic Assembler language. When coding in assembler language, the programmer uses the IBM System/3 Assembler Coding Form (Figure 2).

The Statement Format

Each line on the coding form is divided into two segments: Statement (columns 1-87), and Sequence (columns 89-96).

The Statement segment can contain up to four entries, from left to right: Name, Operation, Operand and Remark. The Name field is column dependent. It must start in column 1, unless otherwise specified by the ICTL assembler instruction (see Assembler Instruction Statements). All other entries can start in any column, as long as there is at least one blank separating each entry and the entries remain in the stated order. Figure 3 is a diagram of assembler statement entries.

		IBM System/3 Basic Assembler Coding Form	ing Form					Printed in U.S.A.
1.DW			-	GRAPHIC			PAGE	OF
PROGRAM		TINI TINI	INSTRUCTIONS	PUNCH			CARD ELECTRO NUMBER	3E.R.
PROGRAMMER				-				Identification
	STATEMENT						00	Sequence
Name	Operand 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	41 42 43 44 45 46 47 48 49 50 51 52 53	54 55 56 57	58 59 60 61 62 53 64 6	65 66 67 68 69 70 71	69 70 71 72 73 74 75 76 77 78 79 80 81 82 83	84 85	C 66 76 76 16 06 60 98
2 3 4								
					•			
			•				;	
			10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	50 50 60 51 67 67 64	65 66 67 68 69 70 -	11 72 73 74 7576 77	K3 K4 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 90	1/ 88 66 60 61 67 63 84

ART: 52908

Figure 2. IBM System/3 Basic Assembler Coding Form

Basic Assembler Language 9

Name Entry

- Optional or required depending on the specific instruction.
- Up to six characters can be used in a name.
- First character must be alphabetic (including \$, #, @).
- First character must be in column 1 unless otherwise specified by an ICTL assembler instruction.
- No special characters or blanks in a name (except \$, #, @).
- At least one blank must follow the Name entry or appear in the first Name entry column (if no name is entered).

Operation Entry

- Required entry.
- Contains mnemonic operation code (list of valid machine codes is in *Appendix A*. *Machine Instructions*).
- Must be followed by a blank.

Operand Entry

- Optional or required depending on the specific instruction.
- Contains coding that describes data to be acted upon.
- Operands are separated by a comma.
- No blanks between terms or operands.
- Blanks are allowed within character constants and character self-defining terms only.
- If the entire operand entry is omitted, but a remark entry is desired, absence of the operand must be indicated by a comma in the operand entry, preceded and followed by one or more blanks.
- Must be followed by a blank.

Remark Entry

- Optional entry.
- Contains a brief verbal description of the statement's function.
- Cannot extend beyond column 87 or a limit prescribed by ICTL assembler instruction.
- Can contain any combination of valid characters or blanks.
- Must be followed by a blank.

Identification—Sequence Entry

- Optional entry.
- Contains statement identification or sequence characters.
- See ISEQ Input Sequence Checking later in this section.

Comment Statements

The entire statement field (columns 1-87) can be used for comments by placing an asterisk in column 1 (or the beginning column, as set by the ICTL assembler instruction). Comments can be extended for more than one line by the repeated use of the asterisk in the first column of additional cards. Comment lines may be used anywhere in the source program and are printed on the program listing. Sequence checking is also performed on cards containing comment statements.





Basic Assembler Language 11

ADDRESSING

The programmer must be able to access any part of storage. IBM System/3 provides two methods of addressing: direct and base-register displacement. The relative addressing technique can be used with both methods. For addressing, see the *IBM System/3 Models 8, 10, 12, and 15 Components Reference Manual*, GA21-9236.

Direct Addressing

The direct addressing method allows the programmer to represent a 16-bit instruction address by using an expression as an operand entry. The assembler places the value of the expression in the machine instruction which it generates.

Two bytes are always used in the machine instruction for a direct address. A direct address is indicated by the absence of a register in the operand.

Example: MVI A,C'D'

This indicates to the assembler that a direct address is to be generated for location A (see *Machine Instruction Operands*).

Base-Register Displacement Addressing

Base-register displacement addressing involves setting up a base address from which other addresses can be calculated. This base address must be placed in the base register before the base register is used for addressing.

One byte is always used in the machine instruction for a base-register displacement address and is indicated by the presence of a register in the operand.

Examples:	MVI	A(,2),C'D'
	MVI	5(,1),C'D'

This indicates to the assembler that a base-register displacement address is to be generated for location A using base register 2 and for displacement 5 from base register 1.

IBM

1	2	Nar 3	ne 4	5	6	7	8	Ор 9	era 10	tion 11	12	13	14	15	16	17	18	19	20	21	22)per 23	an 24	d 25	26	27	28	29	30	31	32	33	.34
2	X	1					E	G	U	Γ	Γ	Γ	1	Ι		Γ	Γ	Γ	Γ				Γ	ŀ		Γ	Γ	Γ	Γ				Ē
							L	A					A	D	B	A	S	E		R	X	1		t			t						
							U	5	1	N	G		A	D	B	A	S	E	ľ.	R	X	1											
T							M	٧	C				A	1		R	X	1	3		B	(2		R	X	1)					
T								:							1				1	7		1		1				1				-	
Ť	1							:														-	-			-					-	-+	



The base register plus a displacement can reference any higher address within 255 bytes of the specified base address. The displacement portion of the address can be either absolute or relocatable; however, in either case the programmer indicates that a base-displacement address is to be generated by the presence of the register in the operand (see *Machine Instruction Operands*). If relocatable displacements are used, the USING statement (see *Assembler Instruction Statements*) must be used to indicate to the assembler which register contains the base address and what address will be loaded into that register. The USING instruction does not load the register with the specified address; the programmer must use a load instruction to place the indicated address into the register. Figure 4 is an example of base-register displacement addressing.

In Figure 4 two bytes of data will be moved from the location of B to the location of A. The assembler calculates the displacement to the addresses for A and B, if A and B are relocatable and are within a positive 255 bytes of the address in base register XR1. If either A or B is over 255 bytes from the base address, an addressing error occurs and an assembler error statement is generated. If the terms A and B are not relocatable symbols, the assembler uses the absolute values (up to 255) of the terms for the displacement. If absolute displacements are used, the USING assembler statement is not required.

Note: The programmer must explicitly specify the base register whenever base-register displacement addressing is used.

The programmer terminates the use of a previously defined base register through the use of the DROP instruction (see *Assembler Instruction Statements*). The value of the register is not affected. This register cannot, however, enter into base-register displacement addressing using relocatable displacements until specified again by a USING instruction.

Relative Addressing

Relative addressing is an addressing technique accomplished by adding bytes to or subtracting bytes from a symbol or location counter reference. The expression *+5, for example, specifies the location 5 bytes beyond the current value of the location counter. Figure 5 is an example of relative addressing. In Figure 5, the instruction with the operation code ZAZ has a length of 6 bytes, the instruction AZ has a length of 5 bytes and the instruction with MVI has a length of 4 bytes in storage. Using relative addressing, the location of the AZ instruction can be expressed in two ways, AAA+6 or BBB-5.



Figure 5. Relative Addressing

Figure 6 shows how the AZ instruction can be addressed relative to the nearby symbolic addresses, AAA and BBB.

Relative addressing may also be used with base-register displacement addressing if the displacement is a relocatable term.

Example: MVC A+5(,RX1),B(2,RX1)

In the example, A+5 is an example of relative addressing used with base-register displacement addressing.

Instruction Addressing

A symbol used as a name entry in a machine-instruction statement addresses the *leftmost* byte of storage occupied by that instruction.

Data Addressing

A symbol used as a name entry in a data definition instruction (see DC - Define Constant and DS - DefineStorage) address the rightmost byte of storage occupied by or reserved for that data.

Control of Location Counter

Addressing in any computer language depends upon the location counter. IBM System/3 allows the programmer to control the location counter by using two assembler instructions: START and ORG. The START assembler instruction can be used to initialize the location counter to a desired value at the beginning of a program. The ORG assembler instruction can be used to change the value of the location counter anywhere in a program.



Figure 6. Schematic of Relative Addressing

These two instructions are described in detail under *Assembler Instruction Statements*.

MACHINE INSTRUCTION STATEMENTS

Machine instruction statements are symbols that represent machine language instructions on a one-for-one basis. The assembler translates these symbolic representations into machine language usable by the computer. Machine instruction statements differ from assembler instruction statements in that the machine instruction statements are executable parts of the program's logic (such as MVI, ST, LA, etc), while assembler instruction statements are simply orders to the assembler, each statement directing a specific operation (such as DC, START, SPACE, etc). See *IBM System/3 Models 8, 10, 12, and 15 Components Reference Manual*, GA21-9236 for a description of the execution of machine instructions.

The format for a machine instruction statement is closely related to, but not the same as, the machine language instruction format which results from the assembly process (see *Appendix A. Machine Instructions* for machine language instruction formats).

A mnemonic operation code is used in place of the actual machine language operation code and one or more operands provide the information required by the machine instruction. A remark and a sequence entry may be included in the machine-instruction statements, but they will not affect the machine language instruction.

Name Entry Attributes

Any machine-instruction statement can contain a symbol as a name entry. Other machine-instruction statements can use that symbol as an operand. The assembler assigns value and length attributes (characteristics) to every sumbol used in a program. The value attribute of a symbol which is used as a name entry in a machine-instruction statement is the address of the leftmost byte of storage occupied by the assembled instruction. The length attribute of the symbol is the number of bytes of storage occupied by the assembled instruction. Refer to *Lengths*-*Explicit and Implied* in this section for a discussion of the length attributes of other types of symbols, terms, and expressions.

Machine Instruction Mnemonic Codes

The mnemonic operation codes are designed to be easily-remembered codes that remind the programmer of the functions performed by the instructions. The mnemonic codes are translated into machine-language operation codes by the assembler. IBM System/3 Basic Assembler provides mnemonic and extended mnemonic operation codes. The complete set of mnemonic codes is listed in *Appendix A. Machine Instructions.*

Extended Mnemonic Codes

Extended mnemonic codes are provided for the convenience of the programmer. They are unlike other mnemonic codes in that part of the information usually provided in the operand is in the extended mnemonic code itself. Extended mnemonic codes allow the following:

- 1. Conditional branches (BC) and jumps (JC) can be specified mnemonically, requiring only a branch address as an operand.
- 2. Half-byte moves (MVX) can be specified mnemonically, requiring only the use of addresses as operands.
- The supervisor call form of the command CPU (CCP) machine operation can be specified mnemonically (Model 15 only).

Extended mnemonic codes are not part of the set of machine instructions, but are translated by the assembler into the corresponding operation code and condition combinations. See Appendix A. Machine Instructions for a list of extended mnemonic codes.

Machine Instruction Operands

This section describes (1) operand fields and subfields, (2) explicit and implied lengths, and (3) operand groups and formats. The operands of machine instruction statements provide the information about addresses, lengths, and immediate data that is required by the assembler to generate executable machine instructions. General rules for coding of operands are covered in Assembler Coding Conventions.

Operand Fields and Subfields

The left operand of a pair is called operand 1, or operand field 1; the right operand is called operand 2, or operand field 2. An operand field may include one or two subfields (length subfield, register subfield) as in the following example of base-register displacement addressing.

Example: 40(,2)

The above operand field contains a displacement entry, 40, and a register subfield entry, 2, representing index register 2. The following rules apply to the coding of subfields:

- 1. Parentheses must enclose a subfield or subfields.
- 2. Blanks cannot be used within subfield parentheses.
- 3. A comma must separate two subfields within parentheses (L,R).
- 4. If the first subfield of a pair is omitted, the comma that separates it from the second subfield must be retained (,R).
- 5. If the second subfield of a pair is omitted, the comma separating the pair must also be omitted (L).
- 6. If both subfields are omitted, the separating comma and the parentheses must also be omitted.

Operand subfields can contain immediate data, length, or register information. Only absolute expressions and self-defining terms may be used as subfield entries.

Lengths — Explicit and Imp	blied	Operand Groups
or implied. To imply a leng the length subfield from an specification is not included a length, the assembler incl the first operand, such as th	operand. When a length d in an operand requiring udes the implied length of ne length attribute of a name	Machine-instruction statement operands are divided into six groups. The characteristics of each group are as follows:
entry (see <i>Name Entry Att</i> The length attributes of van are shown in Figure 7.	<i>ributes</i> in this section). ious terms and expressions	<i>Group 1</i> : Two-operand format in which a length is explicit or implied in both operands.
An explicit length is written operand as an absolute exp overrides any implied lengt	n by the programmer in the ression. The explicit length h.	<i>Group 2:</i> Two-operand format in which a length can be explicit in either operand, but not in both. If length is not explicit in either operand, the assembler uses the implied length of operand 1.
Term or Expression 1. Name entry symbol of a machine-instruction	Length Attribute Length, in bytes, of the instruction.	<i>Group 3:</i> Two-operand format in which a length cannot be specified.
 Location-counter reference (*) 	Length, in bytes, of the instruction in which it appears (except in the EQU assembler statement, where the length attribute assigned is one).	<i>Group 4:</i> One-operand format in which only immediate data may be used.
3. Expression	Length attribute of the leftmost term in the expression.	Group 5: Two-operand format in which both operands
4. Self-Defining Term	Length attribute is one.	are immediate data.
5. START name entry	Length attribute is one.	
NOTE: See also Subfield 3 Instructions.	Length under Data Defining	Group 6: Two-operand format in which operand 1 is used by the assembler to calculate a positive displacement and operand 2 is immediate data.

Figure 7. Length Attributes of Terms and Expressions

Figure 8 shows the allowable operand formats for each operand group. The instructions using each operand group are also listed. Refer to *Appendix A*. *Machine Instructions* for the related machine-instruction formats.

For the extended mnemonics of the MVX instruction, the I-field information is inherent in the mnemonic and the I-field is omitted from the operand. For the extended mnemonics of the BC and JC instructions, the second operand (I-field) is not used since the information is inherent in the mnemonic (see *Extended Mnemonic Codes* in this section).

Data movement is from operand 2 to operand 1 in a two-address format instruction (group 1 and group 2). This operand order is equivalent to that of machine instructions.

GROUP	INSTRUCTIONS	ALLOWABL	E OPERAND FORM	АТ						
1	ZAZ,AZ,SZ	A,A A,A(L) A,D(,R) A,D(L,R)	A(L),A A(L),A(L) A(L),D(,R) A(L),D(L,R)	D(,R),A D(,R),A(L) D(,R),D(,R) D(,R),D(L,R)	D(L,R),A D(L,R),A(L) D(L,R),D(,R) D(L,R),D(L,R)					
2	MVC,CLC,ALC SLC,ITC,ED	A,A A,A(L) A,D(,R) A,D(L,R)	A(L),A A(L),D(,R)	D(,R),A D(,R),A(L) D(,R),D(,R) D(,R),D(L,R)	D(L,R),A D(L,R),D(,R)					
	MVX	A,A(I) A,D(I,R)	A(I),A A(I),D(,R)	D(,R),A(I) D(,R),D(I,R)	D(I,R),A D(I,R),D(,R)					
3	MVI,CLI,SBN SBF,TBN,TBF TIO,SNS,LIO BC	A,I		D(,R),i						
	L,ST,A,LA SCP*,LCP*	A,R		D(,R),R						
4	APL,SVC*	ł								
5	HPL,SIO,CCP*	1,1								
6	JC	A,I								
*Model 15 c										
The followi	ng codes are used to describe the po	ssible operand fo	ormats:							
CODE	MEANING	ACCEPTAB	LE FORM							
A D L R	Address Displacement Length Register	Relocatable expression, absolute expression, or self-defining value. Relocatable expression, absolute expression, or self-defining value. Absolute expression or self-defining value. Absolute expression or self-defining value.								
1	Immediate Data (bit masks, condition bit masks, or		pression or self-defin							

Figure 8. Operand Format by Group

control bits to be used in the instruction)

In groups 3, 5, and 6, the Q-code operand is always on the right. See *Appendix A. Machine Instructions* for an explanation of Q codes.

ASSEMBLER INSTRUCTION STATEMENTS

When writing a program the programmer uses two types of statements: executable instructions and instruction statements to the assembler. The executable instructions are the machine instruction statements. These are symbolic representations of the programmer's logic, such as branch, move, or compare, which are translated into machine language by the assembler.

Assembler instruction statements, on the other hand, do not generate executable machine codes. They are instructions that control specific assembler functions. These instructions are used to set up areas in storage, to define data, to equate symbols, and to control program listings, location counter, statement formats, and types of addressing. In the remainder of this section, the individual assembler instruction statements are discussed.

Symbol Definition Instruction

EQU-Equate Symbol

The EQU instruction is used to equate symbols with register numbers, immediate data, or other arbitrary values. The EQU instruction defines a symbol by assigning to it the length and value of the expression in the operand field of the EQU instruction. The EQU instruction has the following format:

NAME	OPERATION	OPERAND
symbol	EQU	an expression

The expression in the operand field can be either absolute or relocatable. Any symbol appearing in the operand field must have been previously defined. Figure 9 illustrates how this instruction can be used to equate a symbol with the contents of the operand.

In Figure 9, MAX has the value of TEST + X'3FC' (X'102+X'3FC' or X'4FE') any time it is used in the program. The symbol STEST has the value of the first (left most) byte of the data area reserved by the DC instruction. Since the symbol on the DC (TEST) has the value of the rightmost byte, this type of EQU is useful for addressing the leftmost byte. The symbol REG2 in any statement is the same as using the number 2.

PROGRAM								
PROGRAMMER								
	110	τ.		Opera	nd			
Name 1 2 3 4 5 6	Operation 3 7 8 9 10 11 12	13 14 15 16 17	8 19 20 2	Opera 21 22 23 2	4 25 26 2	7 28 29	30 31 32	33 34 35
THIT	ISHART	X LOK	Ø' 🗌	11				
TEST	EQUIT	X.			TTT			
TEST	DC	LXL3	53	D'I	ТП			
MAX	EQU	TEST	HX'	3 FC				
REGA	EQU	2						

Figure 9. EQU Assembler Instruction

Data Defining Instructions

Two data defining instruction statements are available: Define Constant (DC), and Define Storage (DS). These instructions are used to enter data constants and to reserve areas in storage. Each instruction can have a name field entry (symbol) to which other instructions can refer.

DC-Define Constant

The DC instruction is used to initialize a storage location with a desired value. The IBM System/3 Basic Assembler Language allows six types of constants: storage address, binary, character, decimal, hexadecimal, and integer. The format of the DC instruction is as follows:

NAME	OPERATION		OPER	AND	
symbol or blank	DC	Duplication Factor (1)	Type (2)	Length (3)	Constant (4)

Notice that the operand of the DC statement consists of four subfields. The first three describe the constant and the fourth provides the constant. The only blanks permitted within an operand field are blanks embedded in a character constant. The symbol that identifies the DC statement receives the value of the address of the *rightmost* byte of the area defined by the statement.

Subfield 1-Duplication Factor: This subfield enables the programmer to repeat the constant in storage. The constant will be generated the number of times indicated by the entry in the first subfield. This entry can be any unsigned, nonzero, decimal value, 1 through 65535. If this subfield is omitted, a duplication factor of 1 is assumed. This duplication factor is applied after the constant is fully assembled. If duplication is specified for an address constant containing a positive location counter reference, the value of the location counter used in each duplication is increased by the length of the constant.

Subfield 2-Type: This subfield defines the form of the constant being entered. From the type specification, the assembler determines how it is to interpret the constant and translate it into the appropriate machine format. The type entry is specified by one of the letter codes A, B, C, D, X, or I (see Subfield 4 - Constant for related meanings). The type entry is required.

Subfield 3-Length: The third subfield describes the number of bytes required by the constant. The entry for this subfield may be written two ways:

1. Ln, where n is an unsigned, nonzero, decimal value. The value of n is as follows:

n = 1-256 for I, B, C, X constants

n = 1-31 for the D constant

n = 1-3 for an A constant

2. L (absolute expression), where an absolute expression is enclosed in parentheses. The value limits for the absolute expression are the same as those for n in the previous paragraph. A location counter reference is not allowed in this expression.

The total area allocated for this constant is the result of: Duplication Factor * Length=Total Area. *The length entry is required.*

Subfield 4–Constant: This subfield supplies the constant that was described in subfields 1 through 3. In general, the address constant (type A) is enclosed in parentheses, while the data constants (types B, C, D, I, and X) are enclosed in apostrophes. An entry in the constant subfield of a DC statement is always required.

Address Constant (A): This constant is used to load an address into a storage area.

Example: SYMBOL DC AL2 (BETA)

In this example, the address represented by the symbol BETA will be stored in the 2-byte field addressed by SYMBOL. The full 24-bit final expression result is truncated on the left to fit the length of the constant. The maximum length of an address constant is 3.

Binary Constant (B): This constant is used to create bit patterns and masks.

Example: SYMBOL DC 1BL1'10011'

The byte of storage addressed by SYMBOL will contain 00010011. Truncation or padding with binary zeros occurs on the left if the constant is not the length specified. This constant is enclosed in apostrophes. Each digit within the apostrophes represents a single bit in storage, and each eight bits specified will occupy one byte of storage.

Character Constant (C): This constant can be used to place a string of characters in storage.

Example: SYMBOL DC 1CL17'PLANT 5 PAYROLL'

The byte of storage addressed by SYMBOL will contain a blank, and the byte of storage addressed by SYMBOL-16 will contain the character P.

Note: Two blanks have been padded on the right of the character string.

If the constant is not the specified length, truncation or padding with blanks will occur on the right. Each character (including blanks) within the apostrophes will occupy a byte of storage. If an apostrophe occurs within the string of characters, it must be represented by a double apostrophe.

Decimal Constant (D): This constant can be used for arithmetic purposes.

Example: SYMBOL DC DL5'125.66'

This constant will appear in zoned-decimal form in a 5-byte storage field, addressed by SYMBOL. The decimal point is used only as a convenience for the programmer, and is *not* assembled into the constant. The value of the constant is calculated without the decimal point. Truncation or padding with decimal zeros occurs at the left of the field, if necessary. Signed decimal constants are permitted, making it possible to have a decimal constant with a negative value. Each decimal digit will occupy one byte of storage.

Hexadecimal Constant (X): This constant is used to associate a hexadecimal value with a symbol in a defined area in storage.

Example: SYMBOL DC 1XL6'8AC14'

The 6-byte field addressed by SYMBOL will contain the following 12 hexadecimal digits: 00000008AC14.

Truncation or padding with hexadecimal zeros occurs at the left. Each two digits between apostrophes will occupy one byte of storage.

Integer Constant (I): This constant is used for fixed-point binary arithmetic.

Example: SYMBOL DC 11L2'-7'

A negative number may be used for an I constant. The negative constant is placed in storage in its two's-complement form. This example would appear in storage in bit form as 11111111111001. There is always a positive equivalent to a negative constant; in the above example, it is hexadecimal FFF9 or decimal 65,529. The range of I constants must be within $-2^{32}+1$ to $2^{32}-1$. If the number is positive, it is padded on the left with 0-bits. If the number is negative, it is padded on the left with 1-bits.

DS-Defines Storage

The DS instruction is much like the DC instruction. It assigns a symbol to an area of storage. Unlike the DC instruction, the DS instruction only reserves the area of storage, it does not insert data. A constant subfield cannot be used with a DS statement. The following illustration shows the DS format.

NAME	OPERATION	OPEF	AND	
symbol or blank	DS	duplication factor	type	length

A duplication factor of zero can be used in a DS statement if the programmer wishes only to assign a length to its corresponding symbol. The symbol will be given the value of the current location counter minus one. The type and length subfields must follow the same rules as for the DC statement.

The duplication factor can be used by the programmer to specify a reserved area larger than 256 bytes.

Example: SYMBOL DS 3CL100

This instruction would reserve a 300-byte area, which would be referenced on the right by the name entry SYMBOL.

Listing Control Instructions

The listing control instructions aid the programmer in documenting his assembler listing. These instructions are TITLE, EJECT, SPACE, and PRINT.

TITLE - Identify Assembly Output

The TITLE instruction enables the programmer to identify assembled object cards and assembler listings.

NAME	OPERATION	I I OPERAND
label or blank		a sequence of characters enclosed in apostrophes

The name field entry can consist of a maximum of six characters. The first character may be numeric. The contents of the name field in the first TITLE card is punched into the sequence field of all object cards produced by the assembler. This name field entry also appears in all listing header fields.

The name on the TITLE statement is not the object program name, but may be the same as the object program name. See START - Start Assembly. The name field entry is used only for identification and may not be referenced by the program.

The operand field contains a sequence of characters enclosed in apostrophes. Any embedded apostrophes must be represented by a double apostrophe. The contents of the name and operand fields are printed at the top of each page of the assembler listing.

A program can contain more than one TITLE statement. When a new TITLE statement is read, the listing is advanced to a new page before the new heading is printed. The name fields of all subsequent TITLE statements are ignored by the assembler. The TITLE instruction is not listed on the assembler listing, but it does increase the statement counter by one. Figure 10 shows an example of the TITLE statement.

IBM

																																		-
1	2	Na 3	me 4	5	6	7	8	Op 9	erat 10	tion 11	12	13	14	15	16	17	18	19	20	21	22)pe 23	rani 24	25	26	27	28	29	30	31	32	33	34	-
		Γ			Γ		5	7	A	R	T		x	1	2	7		Γ	Γ				Γ	Γ				Γ						T
ρ	A	Y		1			T	1	T	L	ε		i	0	c	7	b	8	E	R	1	1	S	-	ρ	A	Y	R	0	L	L	1	-	t
D	A	T	A	1	N		D	С					1	C	L	9	6	1		1			F		ŕ	-	÷	-		-				t
5	A	ν	E				D	5					4	C	L	1	0	Ø							1									t
Т	F	N					F	0	1				Y	۱	A	1	1	1																t

Figure 10. Use of the TITLE Statement

EJECT - Start New Page

The EJECT instruction causes printing to begin at the top of a new page, under the page heading. Through the use of the EJECT statement, the programmer can separate routines in the assembler listing. The format of the EJECT assembler instructions is as follows:

NA	ME	OPERATION	OPERAND
blar	nk	EJECT	Not Used

In Figure 11, the EJECT instruction is used to separate executable instructions from the data-defining assembler statements. The EJECT instruction is not listed on the assembler listing, but it does increase the statement counter by one. The coding example in Figure 11 shows the position of EJECT. Note that the corresponding statement number (4) has been omitted in the listing. Statement number 5 appears at the top of the next page, under the heading.

SPACE - Space Listing

This instruction is used to insert one or more blank lines between statements in the assembler listing:

NAME	OPERATION	OPERAND
blank	I SPACE	decimal value or a blank

An unsigned decimal value is used to specify the number of blank lines that are to be inserted. If the operand contains a blank, a zero, or a 1, one blank line will be inserted. If the value of the operand exceeds the number of lines remaining on the current page, the instruction has the same effect on the listing as an EJECT statement. The SPACE instruction, like the EJECT instruction, is not listed on the assembler listing, but does increase the statement counter by one.



0	Statement number	Name	Operation	Operand	Remark
0					
	1	PROG1	START	X'100'	
	2	MASK1	DC	1BL1'01101'	
O	3	COUNT3	DC	31L2'0'	
6					\sim

Listing Page 2





Basic Assembler Language 21

PRINT-Print Optional Data

The programmer can control the printing of an assembly listing by using the PRINT instruction. A program can have any number of PRINT instructions. Each PRINT instruction controls the listing until the next PRINT instruction is encountered.

NAME	OPERATION	OPERAND
blank	PRINT	operand

The operand field can include entries from the following groups (one or two operands for the Model 10, one, two, or three operands for the Model 12 and the Model 15):

- 1. ON-A listing is printed. OFF-No listing is printed.
- DATA-Constants are printed out in full on the assembler listing.
 NODATA-Only the leftmost 8 bytes of the constants are printed on the assembler listing.
- (Model 12 and Model 15 only) GEN-Print statements generated by the macro processor if not overridden by other listing control statements.

NOGEN-Suppress printing of statements generated by the macro processor.

Operand entries must be separated by a comma.

The ON, GEN and DATA conditions are assumed by the assembler unless otherwise specified by a PRINT instruction. If an operand is omitted, it is assumed to be unchanged and continues according to its last specification. Both of the examples in Figure 12 would cause a listing to be printed with only the leftmost 8 bytes of the constants appearing in the listing.



Figure 12. The PRINT Statement

Program Control Instructions

ICTL-Input Format Control

The ICTL statement permits the programmer to change the normal bounds of the source program statements. When included, the ICTL instruction must precede all other source statements. This instruction can be used only once during a program. An invalid or mispositioned ICTL statement causes termination of the assembly.

NAME	OPERATION	OPERAND
blank	ICTL	two decimals in the form of B,E

The term B specifies the beginning column and the term E specifies the ending column of the source statement. The beginning column must be within columns 1-48. The ending column must be within columns 49-95. The column after the ending column must be blank.

When an ICTL statement is not included in a source program, the beginning column is assumed to be column 1, and column 87 is assumed to be the ending column. Figure 13 is an example of the ICTL instruction. In Figure 13, the name field would start in column 14 and the remark field would end in column 80.

Ρ	RC	GR	AM		7	24	20	2	G	r F	٢,	4	N	1		X	3																		
Ρ	RO	GR	AMI	MER	7		X	Χ	X																										
	2	Nai 3	me 4	5	6	7	8	Op 9	era 10	tion 11	12	13	14	15	16	17	18	19	20	21	22)pei 23	ranc 24	j 25	26	27	28	29	30	31	32	33	34	35	36
Τ							1	C	17	1	Γ		1	4		8	6	Γ	Γ	Ι			Ι												Γ
1							-	-	ľ				P	R	0	G	X	3		S	T	A	R	T		X	١	1	d	Ø	1		-		
1	-								F				M	4	Y	2	<u> </u>	ľ	F	E	0	Ū		-		2			pe.	¥					
†									F				S	Ŷ	M	8	0	L	F	D	c				1	C	6	6	1	S	Y	M	8	0	L
T																					:														
t	-			-					-	1-	1		-	-		t		-		F	N	D											-		-
+	-	-									+				-				-	4000	-	-	-				-				-				

Figure 13. The ICTL Statement

ISEQ-Input Sequence Checking

The ISEQ instruction is used to check the sequence of source cards. Sequence checking begins with the first card after the ISEQ instruction. The first sequence entry is taken from the sequence identification field of the ISEQ statement. The sequence entry on the next card is then compared to the previous sequence value. The ISEQ assembler statement has the following effect:

1. The sequence entries on source-statement cards are checked for ascending order.

- 2. Statements that are out of order and statements without sequence entries are flagged in the assembler listing.
- 3. The total number of flagged statements is noted at the end of the assembler listing.

For example, with the sequence values 13, 27, 31, 6, 8, 45, 47, b and 48, the card numbered 6 and the card without a sequence value would be out of sequence. The assembly does not stop due to a card being out of sequence order. In this example, the card numbered 6 and the card without a sequence entry would be flagged in the error field of the listing. If sequence checking is requested, there is a statement at the end of the listing showing that two cards were out of sequence.

The assembler will not check the sequence unless requested to do so by use of the ISEQ statement.

The following is the ISEQ instruction format:

NAME	OPERATION	OPERAND
blank	ISEQ	two decimal values in the form L, R; or blank

The operand entries, L or R, specify the leftmost (L) and rightmost (R) columns of the field to be sequence checked. The value of L must be within the range of 73 through 96 (inclusive). The length of the sequence field may be from 1 to 8. If the programmer wants to discontinue sequencing, an ISEQ instruction card with a blank operand is inserted.

The sequence field must be separated from the last column of the source statement by at least one blank position. The last column of the source statement is column 87 unless otherwise specified by the ICTL assembler statement. The sequence field must not appear before the last column +1 of the source statement. If the sequence field is to start before column 89, the ICTL statement must be used to redefine the beginning and end of the source statement. For example:

- ICTL 1,71 Source statement is defined within columns 1-71
- ISEQ 73, 80 Sequence field is in columns 73-80

START-Start Assembly.

The START instruction may be used to initialize the location counter to a desired value at the beginning of a program. The format of the START instruction is:

NAME	OPERATION	OPERAND
symbol	START	a self-defining value or blank

The assembler uses the single self-defining term in the operand as the initial location-counter value. For example, either of the START instructions in Figure 14 could be used to indicate an initial assembly location of 2040.

If the operand of a START instruction is blank, the location counter is initialized with a value of zero. If neither an ORG nor a START instruction is used to initialize the location counter, the initial value is also zero.

A START instruction must not be preceded by any statement that affects or is dependent upon the setting of the location counter.

The name entry in the name field of a START instruction provides the program with an identifier name called the module name. The module name may be the same as the first TITLE statement.

Note: Certain naming restrictions apply when assigning names for your program. For more information on naming restrictions, see IBM System/3 Model 10 Disk System Control Programming Reference Manual, GC21-7512, IBM System/3 Model 12 System Control Programming Reference Manual, GC21-5130, IBM System/3 Model 15 System Control Programming Reference Manual, GC21-5077 (Program Number 5704-AS1), or IBM System/3 Model 15 System Control Programming Concepts and Reference Manual, GC21-5162 (Program Number 5704-AS2).

This program name may be used for program linkage. If the START card is not included in the program, or if the name field is blank, a default program name is assigned. See the MODULE NAME MISSING diagnostic in Appendix C. System/3 Assembler – Source Language Error Codes and Diagnostics.



ORG-Set Location Counter

The ORG statement sets the location-counter value.

NAME	OPERATION	OPERAND
blank	ORG	blank operand or an expression A optionally followed by two absolute expressions in the form A, B, C

The location counter is set to the smallest value greater than or equal to A which is C more than a multiple of B. In the following example, A can be either a relocatable or absolute expression; B and C must be absolute expressions. The default values for B and C are 1 and 0, respectively. If the second operand (B) is omitted, the third operand (C) must also be omitted.

Current Location Counter	А	В	С	New Location Counter
275	*	100	50	350
340	*	100	50	350
350	*	100	50	350
504	*	256	0	512
750	1000	analista debata	200000 0.2000	1000

All symbols used in the expression A must have been previously defined. The value specified by the ORG statement must be greater than or equal to the starting locationcounter value.

If previous ORG statements have reduced the locationcounter value for the purpose of redefining the current program, an ORG instruction with a blank operand is used to set the location counter to the previous maximum assigned address plus one (see Figure 15).

Location		Г																							
Counter	Address	1	2	Nar 3	ne 4	5	6	,	8	Op 9	erat 10	ion 11	12	13	14	15	16	17	18	19	20	21	22)pei 23	'an 24
0064	71001000	P	R	0	G	4			5	T	A	R	T		1	Ø	Ø								
0064	0069	5	Y	M	ß	0	L		D	C	L				1	C	L	6	`		1				
006A	*0325	F	1	L	L	1	N		D	5	Γ				7	C	L	1	Ø	¢					
OOCE									0	R	G				F	1	4	L	1	N	-	5	9	9	
OOCE	01F9	D	A	T	A				D	C					1	5	Ø	C	L	2	۱	A	2	1	
0326									0	R	G														
		T	1	T				1		Γ	:					1				1					

END

Previous
 High Address



The USING statement specifies the register to be used for base-displacement addressing and also specifies the base address that the assembler will assume to be in that register at object time. The USING statement does not load the base address into the register specified. This must be done by the programmer before the register can be used for base-register displacement addressing. See *Addressing* in this section.

NAME	OPERATION	OPERAND
blank	USING	V,R

In the preceding format, term V represents an expression. Term R represents an absolute expression with a value of 1 or 2. Term R specifies the index register assumed to contain the base address represented by the term V. The programmer has the option of changing the base register or base address at any time by the insertion of another USING statement. Two USING statements enable the programmer to use the two index registers as base registers to two different portions of main storage.

In Figure 16, register 2 is loaded with the address of ADRES1, which will be used as the base address in instructions following the USING statement.

1	PRO)GF	AM																															
1	RC	GR	АМ	ME	7																													
_		Na	me				_	00	erat	ion											0	Dper	and	1		27								
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	-3
P	R	0	6	1			5	T	A	R	T			-															_				-	-
-				-			L	A	ŀ	-			A	D	R	E	5	1		2														
							U	5	1	N	G		A	D	R	E	5	1	,	2													-	Ļ
				-					:										Ľ															
-		+	1	+		-		1	÷						ţ			-	-	1	-	1							-				1	Γ

Figure 16. Specifying a Base Register With the USING Statements

DROP - Drop Base Register

The DROP instruction specifies a base register that is no longer to be used as a base register. The programmer can reinitiate the base register with another USING instruction.

NAME	OPERATION	OPERAND
blank	DROP	specified register

The operand must contain an absolute expression of either 1 or 2. This absolute expression represents the register that is no longer to be used as a base register. The contents of the register are unaffected by the DROP instruction. Figure 17 shows an example of the DROP instruction. Another USING statement is used to specify register 1 as the new base register.

IBM PROGRAM PROGRAMMER Operation 9 10 11 12 13 14 15 16 START PROG1 ADRES1 2 USING ADRES1,2 2 DROP ADRESZ 1 LA USING ADRES2

Figure 17. Example of the DROP Statement

ENTRY - Identify Entry Point to Program

This instruction identifies symbols, defined in the current program, which can be used as entry points from other programs.

NAME	OPERATION	OPERAND
blank	ENTRY	any relocatable symbol found in the name field of the current program

The symbol used in the ENTRY operand can also be referenced by any other program provided that program uses the same symbol in the operand of an EXTRN statement. See the example given in the discussion of EXTRN for additional information on the use of ENTRY.

EXTRN - Identify External Symbols

This instruction identifies symbols, used in the current program, which are defined in another program. Each symbol in the operand of an EXTRN statement must be identified by an ENTRY statement or be the module name in some other program.

NAME	OPERATION	OPERAND
blank	EXTRN	one relocatable symbol not found in the name field of the current pro- gram, optionally followed by an absolute expression in parentheses

The external symbol cannot be used in a Name field in the same program that describes that symbol as an EXTRN.

An EXTRN subtype can be specified for the EXTRN symbol by following the symbol with an absolute expression enclosed in parentheses. The value of the absolute expression cannot be less than zero nor more than 255. Any symbol in the expression must have been previously defined. For an explanation of the subtype values and their meanings, see *IBM System/3 Overlay Linkage Editor Reference Manual*, GC21-7561.

Figure 18 shows how ENTRY and EXTRN can be used to make two or more programs act as one main program through sharing data and control. The main program defines symbols A, B, and C and identifies them as entry points. These same symbols are identified as EXTRNs (external symbols) in the subroutine. This allows the subroutine to use these



Subroutine

Figure 18. Example of ENTRY and EXTRN Statements

symbols just as it would if the symbols had been defined in the subroutine. SUBR01, on the other hand, is defined and identified as an entry point by the subroutine and as an EXTRN, external symbol, by the main routine. These four symbols - A, B, C, and SUBR01 - can now be used interchangeably by both the main routine and the subroutine.

The main routine has control first. It executes instructions and then branches to SUBR01 which is defined as an entry point in the subroutine. Instructions in the subroutine are executed. Notice that the subroutine uses symbols A, B, and C which were defined in the main routine. Control is then passed back to the main routine.

Note: The actual resolution of symbols between programs is not performed by the assembler.

END-End Assembly

The END instruction terminates assembly of the program. The operand of this instruction can contain an expression (usually a name field entry) which specifies the address to which control is to be transferred after the program is loaded. The END instruction must be the last statement in the program. The relocatable expression in the operand must not contain external symbols. The start-of-control address must be specified for programs loaded with the absolute loader.

NAME	OPERATION	OPERAND
blank	END	a relocatable expression or a blank

Figure 19. shows an END statement. In this example, the program receives control at the address corresponding to BEGIN when it is executed.

				ME				K)	G I X	<u> </u>		/•	1			v ,	=																	
1	2	Na 3	me 4	5	6	7	8	Op 9	erat	tior 11	12	13	14	15	16	17	18	19	20	21	22	Dpe 23	ani 24	d 25	26	27	28	29	30	31	37	72	34	35
P	R	þ	G	1			S	T	Ą	R	T								Ē		Ē		Ē		Ĺ			2.5	Ĩ		32			
8	E	G	1	N			Μ	V	: C				0	U	T	,	A	B	c	(1)											-	
							E	N	: D				B	E	G	1	N																_	

Figure 19. Designating an Entry Point With the END Statement

ASSEMBLER CONTROL STATEMENTS

Two control statements are used: The HEADERS statement and the OPTIONS statement. Up to 45 of these control statements may be used, in any order. Each statement is limited to six operands. All control statements must appear before any assembler source statements.

HEADERS Statement

The HEADERS control statement specifies control information other than output control information to the assembler. The programmer may specify a category level for the object module through the CATG operand, or the length of the control section for any subtype 4 or 5 EXTRNs in the assembler through the COML4 and COML5 operands. For an explanation of category levels and subtype 4 and 5 EXTRNs, see *IBM System/3 Overlay Linkage Editor Reference Manual*, GC21-7561.

The format of the HEADERS statement with the CATG operand is:



nnnnn

nnnnn is a one to five character decimal string whose value must be less than 00256. If more than one CATG operand appears in the assembler control statements, the value of the last valid operand is used for the module category level. The module category level is placed in the module ESL record.

The format of the HEADERS statement with the COML4 and COML5 operands is:



nnnnn is a one to five character decimal string whose value must be less than 65536. If more than one COML4 or COML5 operand is present in the assembler control statements, the length in the last valid operand is used for the appropriate subtype control section length. The lengths specified are placed in the ESL records for the subtype 4 or 5 EXTRNs.

OPTIONS Statement

An OPTIONS statement is a control statement for assembler control options. All OPTIONS statements must precede the source deck. The user may specify the following assembler options on OPTIONS statements: DECK, NODECK, LIST, NOLIST, XREF, NOXREF, REL, NOREL, OBJ, OBJ(T), OBJ(P), NOOBJ. XBUF-nnnn and NOXBUF are also available to users having program 5704-AS2. They may appear on one statement in any order, but must be separated by commas. If the programmer prefers, separate statements may be used for each option. The OPTIONS keyword must start in column 2 or higher (the preceding column must be blank), and there must be one or more blanks between the keyword and the selected options. Blanks are not allowed between the selected options.

The following example shows options appearing on one statement:



More than one OPTIONS statement may be used. In the following example, three statements are used:



The following list provides a brief description of all the options available:

options availa	ble:		cede the absolute deck if DECK is specified and if MFCU2 is specified on the // PUNCH				
Option	Explanation		statement. On the Model 12 and Model 15, an absolute loader will precede the absolute				
DECK	The object program is punched. When an object program is punched, it is preceded by a // COPY OCL card and followed by a // CEND OCL card. These cards are provided for placing the object program in the R library with the library maintenance utility program (\$MAINT).		deck if DECK is specified and if the SYSPCH device is MFCU, 1442, or MFCM (Model 15 only). The loader punched will program load only on the device type on which it was punched. A blank card is in- serted between the absolute loader and the object program. This blank card and the OCL cards included with the object program				
NODECK	The object program is not punched.		do not affect the operation of the absolute loader and may be discarded.				
LIST	The following sections of the assembler listing are printed (see <i>Assembler Listing</i> in this section for a description of the listings):		To prevent cataloging of the absolute object program when NOREL is specified, you should specify NOOBJ.				
	• Options information	OBJ or OBJ(T)	The object program is placed in the R library with a retain entry of temporary.				
	• External symbol list	OBJ(P)	The object program is placed in the R library				
	• Source and object program listing	ODJ(1)	with a retain entry of permanent.				
	• Diagnostic listing	NOOBJ	The object program is not placed in the R library. (See <i>Placing Assembler Subroutines</i>				
	• Error summary statements		in R [Routine] Library in this section.)				
NOLIST	Only the following listings are printed:		NS statement is used, the assembly is processed CK, LIST, REL, XREF, and OBJ had been				
	Options information	specified. NC 5704-AS2.	OXBUF is also assumed with program				
	• Any statements in error and the associated diagnostics	XBUF-nnnnn	Specifies the size of the disk external buf- fers the user has requested. From one to				
	• Error summary statements		five numeric digits may be used to specify the size of the disk external buffers (pro-				
	The NOLIST option overrides all assembler PRINT statements.		gram 5704-AS2 only). External buffers should not be specified due to performance considerations if the program size including				
XREF	A cross-reference listing is generated.		physical disk buffers does not exceed 56K. However, if external buffers are specified,				
NOXREF	A cross-reference listing is not generated.		they should equal the size of the physical disk buffers that normally would be set				
REL	A relocatable object program is produced.		aside within the program.				
NOREL	An absolute object program is produced.	NOXBUF	Specifies no external buffers are requested for the program (program 5704-AS2 only).				
	<i>Note:</i> Absolute object programs can only be used as stand-alone programs; that is, programs which are not dependent on any other disk management system program.	If DECK or OBJ is entered on the OPTIONS statement there are errors in the assembly, a halt is issued.					

On the Model 10 an absolute loader will pre-

OCL STATEMENTS FOR ASSEMBLER

The loading and running of a disk-system program, including the assembler, is done under control of a group of programs called disk system management. The user tells disk system management to run a program through the use of Operation Control Language (OCL) statements. It is necessary to have a set of OCL statements each time a program is run. This section discusses the OCL statements required for use of the assembler. For a complete discussion of OCL, see IBM System/3 Model 10 Disk System Control Programming Reference Manual; GC21-7512, IBM System/3 Model 12 System Control Programming Reference Manual, GC21-5130, IBM System/3 Model 15 System Control Programming Reference Manual, GC21-5077 (Program Number 5704-AS1), or IBM System/3 Model 15 System Control Programming Concepts and Reference Manual (Program Number 5704-AS2), GC21-5162.

The assembler language source program can be obtained from either a system input device, a source library entry, or the macro processor. If the source records are obtained from an 80-column device, they are padded with 16 blanks before being placed in the \$SOURCE file. In this case, the user should provide an ICTL statement to prevent the assembler from processing the sequence field of the 80-column record.

OCL For Loading the Assembler

Source Program on System Input Device (Cards)

Figure 20 is a sample set of OCL statements to load the assembler when the source program is on cards. The unit parameter (F1) on the // LOAD statement specifies where the assembler resides. The codes for the disk drive upon which the assembler resides are:

- R1 -drive 1
- F1 drive 1
- R2 drive 2
- F2 drive 2

The first // FILE statement specifies the attributes and location of the file used for source program residence during the assembly process.

The second // FILE statement specifies attributes and the location of the file used for object output of the assembler. The third // FILE statement specifies attributes and location of the file used for assembler working storage during the assembler process.

The \$WORK2 // FILE statement is optional on the Model 10 Disk System. If it is not supplied, the assembler allocates the work space. However, by specifying the proper placement of file locations, as in Figure 20, this file statement improves the performance of the assembler. It should, therefore, be specified. In all three // FILE statements, the PACK and UNIT parameters indicate the location of the file named in the NAME Parameter. In addition to R1, F1, R2, and F2, the UNIT parameter can specify D1, D2, D3, and D4 for the Model 15. The RETAIN parameter should reflect a scratch file(s). The TRACKS parameter contains the number of tracks required for that file. The user should choose the number of tracks required in accordance with the space requirements charts in the Assembly Time Data File Requirements section. See IBM System/3 Model 10 Disk System Control Programming Reference Manual, GC21-7512, IBM System/3 Model 12 System Control Programming Reference Manual, GC21-5130, and IBM System/3 Model 15 System Control Programming Reference Manual (Program Number 5704-AS1), GC21-5077, or IBM System/3 Model 15 System Control Programming Concepts and Reference Manual, GC21-5162, (Program Number 5704-AS2) for further information.

Source Program in a Source Library

Figure 21 shows a sample set of OCL statements used when the source program is in the source library.



Figure 20. Assembler OCL Statements (Source Program on Cards)



Figure 21. Assembler OCL Statements (Source Program in Source Library)

30

Note that the additional OCL statement // COMPILE is required. The following entries in the figure are optional:

PUNCH This statement specifies where an object deck is punched. For more information on statement, see IBM System/3 Model 10 Disk System Control Programming Reference Manual, GC21-7512, IBM System/3 Model 12 System Control Programming Reference Manual, GC21-5130, IBM System/3 Model 15 System Control Programming Reference Manual, GC21-5077 (Program Number 5704-AS1), or IBM System/3 Model 15 System Control Programming Concepts and Reference Manual, (Program Number 5704-AS2), GC21-5162.

OBJECT This operand is used to indicate to the operand assembler the library unit used when the OBJ option is used on the OPTIONS statement.

The // LOAD and // FILE statements are as described in the first example. The // COMPILE statement specifies both the location of the source library and the required source program within the library. The // COMPILE statement may appear at any position between // LOAD and // RUN.

Macro Processor-Produced Source Program

The macro processor creates a source program on the \$SOURCE file. To indicate that the macro processer has already loaded the \$SOURCE file, external indicator U1 must be turned on. This is done through a // SWITCH statement. If this indicator is on when the assembler is loaded, the \$SOURCE file will not be loaded.

In the following OCL stream, the source program has been created on the \$SOURCE file:

IBM



Note: For more information on the macro processor, see *IBM System/3 Models 10 and 12 System Control Programming Macros Reference Manual*, GC21-7562, or *IBM System/3 Model 15 System Control Programming Macros Reference Manual*, GC21-7608.

// SWITCH Considerations

The external indicator U1 indicates that the macro processor has loaded the \$SOURCE file and the source program is not in the input stream. If this indicator is on when the assembler is loaded, the \$SOURCE file is not loaded.

When the \$SOURCE file is to be loaded, external indicator U1 must be off. This can be ensured by entering the following statement after the assembler // LOAD statement:

\vdash	+	+	+	-			+	+-	+	\vdash	+	+-	-	+	+	<u>+</u>	+-	-	+	+	+	ł	+	+-	+	-	 -	 H	-	-	 H		-	-	+	+	-		-	-	+-	t
F	1	+	-	5	W	1	-	c	н	-	ø	×	x	×	×	×	×	x	+	┝	╀	+	+	+										-	-		┝	\vdash	-	-	-	t
Ē	ĺ								1													1	t																			Ī
				_							-				-	-		_		1	-			-	1	-	 					ļ.,		-	-		-	-	_		-	Ļ

OCL For Calling the Assembler

It is possible for the user to store a portion of the OCL statements required for use by the assembler in a procedure library. They may then be called with a // CALL statement, thus reducing the number of written OCL statements required for each assembly. Examples are included for source programs on cards and for source programs in a source library on disk.

Source Program on Cards

If the source program is a deck of cards, the OCL cards necessary to assemble the program, and the order in which they must appear, are as follows:



In this example, ASM is the procedure name. F1 refers to the disk pack upon which the assembler OCL procedure is stored. In this case, it would be the fixed disk on drive one.

Source Program in a Source Library

If the source program is stored on disk in a source library, the OCL format must be as follows:



In this example, ASM is the procedure name and F1 refers to the fixed disk on drive 1. SUBRA is the name of the source program. The user must substitute his own source program name. R1 is the disk pack upon which the source library resides.

Sample Assembler Procedure Stored in Procedure Library

A sample assembler procedure is shown in Figure 22. The format is as it would appear in the procedure library. The // LOAD statement and // FILE statements are as described in preceding examples.

OBJECT PROGRAM DESCRIPTION

The assembler converts the source program into a set of control information, machine language instructions, and data, all of which collectively are called an object program. There is one object program produced per assembly. Each object record is originally produced as a 64-byte field. If the object program is punched on the MFCU, it is translated into a 96-byte punch record (bytes 2 to 64 are translated 4 for 3 for punching; for every three 8-bit bytes, four card code characters are created). See *Object Program After Punch Conversion* in this section. Each object program generated by the assembler contains four types of records:

• HEADER record

- ESL (external symbol list) record
- TEXT-RLD (text-relocation directory) records
- END record

Record Formats

The following paragraphs describe the format of each record type.

HEADER Record

A HEADER record with record type H is added by the overlay linkage editor when it processes the assembler object program. The HEADER record format is:

Н	Object pr	ogram information field	
1	2		64
•	Byte 1	Record type identifier H.	
•	Bytes 2-64	Object program information field.	

ESL Record

The object program name, that is the module name and all EXTRN and ENTRY symbols are placed in the ESL record. The ESL record format is:





Figure 22. Sample Assembler Procedure in Source Library
TEXT-RLD Records

Text records and RLD pointers are combined in this type of input record. The text portion of each record contains the object code for the program, while the RLD pointers indicate where the address constants and relocatable operands of the text are located. If the NOREL option has been selected on the OPTIONS control card, there will be no relocation indicators in the record. The format for the TEXT-RLD record is:

+	Length-1	Assembled Addre	ess Text→X'00'→RLD
1	2	3 4	4 5 64
• Ву	rte 1	Record type identit	ifier T.
• By	rte 2	Length - 1 (of text	t only).
● By	rtes 3-4	Assembled address text byte in the rec	of the low order (rightmost) cord.
• By	rtes 5–64	starts at byte 64 an end of the RLD sec hexadecimal zeros, between the Text a	5 and goes right, RLD nd goes left. The leftmost action is marked by , which fill the space and RLD sections. The end ollowed by at least one

Object Program After Punch Conversion

All four types of records (HEADER, ESL, TEXT-RLD, and END) assume the same format when they are punched into cards. The punched record format, using 96-column cards, is as follows:

Record ID	Data	Field	Self (Numl	Check ber		fication nce Field	
1	2	85	86	88	89	96	
Column 1 Columns 2-	85	Data three	Record type identifier (H, S, T, or E). Data field, transformed 4 for 3. (For every three 8-bit bytes, four card code characters are created for System/3 96-column cards.				
Columns 86	Columns 86–88		A 2-byte self check number transformed 4 for 3, to 3 bytes.				
Columns 89)-96	Iden	tificatio	on/sequ	uence fi	eld.	

The punched record format, using 80-column cards, is as follows:

Record ID	Data	Field	Blank		f Check mber		ication nce Field
1	2	64	65 69	70	72	73	80
Column 1		Reco	rd type ide	ntifier (н, s, т,	or E).	
Columns 2-0	64	Data	field, bytes	s 2 to 64	l of the o	object re	cord.
Columns 65-69		Blank.					
Columns 70-72		A 2-byte self check number transformed 4 for 3, to 3 bytes.					
Columns 73	8-80	Iden	tification/se	equence	field.		

Note: When an object module is punched, it is preceded by a // COPY OCL card and followed by a // CEND OCL card. These cards are provided for placing the object module in the R library with the Library Maintenance program (\$MAINT).

END Records

The last record in each object program is an END record. It contains the entry address of the object program. If the user did not include an operand in his source program END statement, the object program END record generated by the assembler will contain the address X'FFFF'. The END record format is:



ASSEMBLY TIME DATA FILE REQUIREMENTS

There are three data files necessary at assembly time:

- 1. Source file (NAME-\$SOURCE)
- 2. Object file (NAME-\$WORK)
- 3. Work file (NAME-\$WORK2)

Model 10 Disk System: These files must be located on 5444 disk drives. If a // FILE statement is not provided for \$WORK2, the assembler allocates its own work space.

Model 12: These files must be located on the simulation area.

Model 15: These files must be located on either 3340, 5444, or 5445 disk drives.

Source File (\$SOURCE)

The source file is used by the assembler for storage of the source program. During the job initialization procedure, a disk system management program places the source program in the source file (if the macro processor has not loaded the file). The source records are obtained from either the system input device or a source library using the // COMPILE statement. (See OCL statements for Assembly in this section.) Each source record contains 96 bytes, so that eight records occupy three disk sectors in the source file. (One sector = 256 bytes, and is the smallest addressable unit on a disk.) Figure 23 is a source file space requirements table showing how many tracks are required for the size of the source program indicated.

If the assembler is processing a source file created by the macro processor, the // FILE statement for \$SOURCE must correspond to the \$SOURCE file produced in the macro processor run.

Object File (\$WORK)

The object file is used by the assembler for intermediate storage of the object program. The object records are stored in four 64-byte entries per sector. (See *Object Program Before Conversion* in this section.) Because each track in the object file can contain 96 records on the 5444, 80 records on the 5445, or 192 records on the 3340, two tracks usually are sufficient for most assemblies.

Work File (\$WORK2)

The work file is a scratch file used by the assembler throughout the assembly process for intermediate data storage. The file contains four types of data:

- 1. Intermediate text
- 2. Symbol table entries
- 3. Cross-reference data
- 4. Error information

Intermediate Text

Intermediate text is made up of fixed length (10-byte) records. The number of fixed length records is variable for each source statement, and is dependent on the statement type and the contents of the operand field.

The following rules can be used to determine intermediate text file requirements. (The rules apply only to errorfree source statements. A statement that contains errors generally requires less storage space.)

All Instructions:

- One record for each machine or assembler instruction, or comment statement.
- One record if there is a name field entry.

Machine Instructions: One additional record for each term in the operand field.

Source Program Size (Statements)	Number of Tracks Required					
	5444 *	5445	3340			
100	2	2	1			
200	4	4	2			
300	5	6	3			
400	7	8	4			
500	8	10	4			
600	10	12	5			
700	11	14	6			
800	13	15	7			
900	15	17	8			
1000	16	19	8			

*Or simulation area

Figure 23. Source File Space Requirements Chart

Assembler Instructions:

- END, ENTRY, EQU, EXTRN, ORG, USING One additional record for each term in the operand field.
- ISEQ, PRINT, SPACE, START One additional record for each instruction.
- TITLE Additional records = N/8 (plus one for any non-zero remainder); where N is the number of characters in the TITLE operand field.
- DS/DC
 - One additional record for duplication factor (default or specified value).
 - One additional record for each term in the length specification.

• DC

- Address constant—One record for each term in the address constant expression.
- All other constants—Additional records N/8 (plus one for any nonzero remainder); where N is the number of bytes required to contain the converted constant plus one.

Figure 24 is a sample list of instructions together with the intermediate text space requirements for each.

		Text Space
DECK	START 0	3
ENTRY	SLC A(2),A	5
	MVC A(2),CON1	4
	ALC A(2),CON2	4
	HPL X'FF',X'FF'	3
A	DS CL2	4
CON1	DC 1L2'500'	5
CON2	DC 1L2'-320'	5
	END ENTRY	2

Figure 24. Intermediate Text Space Requirements

Symbol Table Entries

Whenever a symbol is used in the name field of an instruction (except a TITLE statement) it becomes a symbol table entry. When the assembler user requests a cross reference, all symbol table entries are added to the work file immediately after the intermediate text. The symbol table entries are also 10-byte, fixed-length records. Assuming an average of one name entry for every four source statements, one sector per 100 source statements is required.

Cross-Reference Data

Cross-reference data is written in the same area as the intermediate text and symbol table entries and does not impose any additional space requirements.

Error Information

Each statement in error requires a 10-byte error record; therefore, a track will contain at least 600 error records.

Work File Space Requirements

Figure 25 is a work file space requirements table showing the number of tracks required for the number of source statements indicated. The requirements for intermediate text and symbol table entries are summed to get the table values. Approximately 40 sectors per 100 source statements are needed to cover most varieties of source statements. If a \$WQRK2 // FILE statement is not provided on the Model 10 disk system assembler, the source file (\$SOURCE) size is used for the work file size.

Source Program Size (Statements)	Number of Tracks Required			
	5444*	5445	3340	
100	2	2	1	
200	4	4	2	
300	6	6	3	
400	7	8	4	
500	9	10	5	
600	11	12	6	
700	12	14	6	
800	14	16	7	
900	16	18	8	
1000	18	20	9	

*Or simulation area

Figure 25. Work File Space Requirements Chart

OPERATING PROCEDURES

Placing Assembler Subroutines in R (Routine) Library

Assembler subroutines can be placed on disk in the R library by two methods.

- Punching an object deck and using the Library Maintenance program (\$MAINT) to place it in the R library.
- Specifying OBJ in the OPTIONS statement to place the object program directly into the R library. The retain entry can be either temporary or permanent.

For more information on the OCL and utility control statements needed to use \$MAINT, see *IBM System/3 Model 10 Disk System Control Programming Reference Manual*, GC21-7512, *IBM System/3 Model 12 System Control Programming Reference Manual*, GC21-5130, or *IBM System/3 Model 15 System Control Programming Reference Manual*, GC21-5077.

Placing a Punched Object Program in the R Library

In the sample procedure shown below, the subroutine SUBRA is being placed in the R library from a punched object deck.

// LOAD Statement: In this sample procedure, \$MAINT is the routine which interrogates the // COPY statement and calls the proper routine to accomplish the desired results.

F1 is the disk pack upon which the utility program resides.

// COPY Statement: The FROM parameter names the device holding the subroutine to be entered. The READER option must be used to copy the assembler punched object program.

The LIBRARY parameter, R, specifies a relocatable library. The NAME parameter gives the name of the subroutine to be entered. This name must be the same as the program name (that is the name on the START instruction). The following names are restricted and cannot be used in this parameter:

- ALL
- DIR
- SYSTEM

The TO parameter specifies the physical destination of the object program (in this case, R1).

The **RETAIN** parameter specifies the ultimate disposition of the object program.

// CEND (Copy End) Statement: The // CEND statement must follow the object deck.

// END: The // END statement must be the end of all library maintenance decks.

Placing an Object Program Directly in the R Library

When the object program is placed directly in the R library, it has the following characteristics in the library.

- Name of the object program is the module name specified in the START instruction or the default module name. See the MODULE NAME MISSING diagnostic in Appendix C. System/3 Assembler – Source Language Error Codes and Diagnostics.
- *Retain* entry in the library is temporary if OBJ or OBJ(T) is specified and permanent if OBJ(P) is specified.



• *Library* to receive the object program is the disk specified in the OBJECT operand of the // COMPILE statement. The default disk is the program disk.

Using Assembler Object Program with the Program Loader

The user may have the need to load a user-written assembler object program as a stand-alone program. To use an assembler object program in this manner it is necessary to have the program punched into an object deck on the system punch device. The assembler language user obtains an absolute loader by specifying DECK and NOREL on the OPTIONS card (see NOREL option under *OPTIONS Statement*). The 96-column loader contains six cards and the 80-column loader contains one card.

It is the user's responsibility to ensure:

- 1. That he has not referenced any address greater than the storage capacity of the System/3 on which the program is to be executed.
- 2. That the address specified on the START instruction statement is greater than X'FF'. (The START assembler statement must specify the address at which the program is to be loaded.)
- 3. That the END statement indicates the start-of-control address.

Note: If absolute object decks for more than one assembly are to be loaded together, then the loader must be removed from the front of the second and all subsequent decks, and the END card must be removed from the back of all decks except the last.

IBM 5424 MFCU

The procedure for loading and executing an assembler object program on the IBM 5424 MFCU is as follows:

- 1. Clear MFCU.
- 2. Place assembler object deck, including the loader, in primary hopper.
- 3. Press MFCU START.
- 4. Ready the printer.

- 5. Set IPL SELECTOR to MFCU for Model 10 Disk System or ALT for Models 12 and 15.
- 6. Press console PROGRAM LOAD to load and execute the assembler object program. (L1 or L2 halt is issued for error or not ready conditions on the MFCU.)

IBM 2560 MFCM (Model 15 only)

The procedure for loading and executing an assembler object program on the IBM 2560 MFCM is as follows:

- 1. Clear MFCM.
- 2. Place assembler object deck, including the loader, in primary hopper.
- 3. Press MFCM START.
- 4. Ready the printer.
- 5. Set IPL SELECTOR to ALT.
- 6. Press console PROGRAM LOAD to load and execute the assembler object program. (L1 halt is issued for error or not ready conditions on the MFCM.)

IBM 1442 Card Read Punch (Models 12 and 15)

The procedure for loading and executing an assembler object program on the IBM 1442 Card Read Punch is as follows:

- 1. Clear 1442.
- 2. Place assembler object deck, including the loader, in hopper.
- 3. Press 1442 START.
- 4. Ready the printer.
- 5. Set IPL SELECTOR to ALT.
- 6. Press console PROGRAM LOAD to load and execute the assembler object program. (L1 halt is issued for error or not ready conditions on the 1442.)

ASSEMBLER LISTING

An important part of the assembler's output is the assembler listing. The assembler's printed output is on the system printer (under control of the // PRINTER OCL statement for Models 12 and 15).

The listing is a printed reproduction of the source program and the corresponding object code generated for it together with other important information. Figure 26 at the back of this section is a sample listing. Specifically, the listing consists of the following:

Control Statements

Any OPTIONS or HEADERS statements specified by the user are printed and specification errors are noted. A list of OPTIONS in effect during the assembly is then printed. The page is ejected before the control statement information is listed.

External Symbol List (ESL)

The object program name, EXTRNs, and ENTRYs will appear in the following format:

Symbol	Туре
Program name	MODULE
ENTRY symbol	ENTRY
EXTRN symbol	EXTRN

Source and Object Listing

The source and object listing consists of the following:

- Error code for improperly coded statements (see *Diagnostics* in this section).
- Location counter value, in hexadecimal, of the high order address of the object code generated by the corresponding source statement.
- The object code, in hexadecimal, generated by the corresponding statement.
- The value, in hexadecimal, of the expression in the operand field of the EQU, USING, DROP, and END statements, the storage address, in hexadecimal, of the low order address of the DC constants, and DS storage areas.
- Statement number, in decimal, for each statement, including comment statements. These numbers are assigned by the assembler. The statement number is a four-digit field which limits the assembly to 9,999 statements.
- The source image, which is formatted according to the size of the printer used:

Contraction of the second se	Source Record	Fold point for 96- column printer	Fold poi or 126-co	olum I		nter I
		Law management	L			
	1	52 53	76 77	88	89	96

The following examples assume the ID/SEQ field is in columns 89-96 of the source record:

Note: The ID/SEQ field may be from one to eight adjacent characters long and may reside anywhere between columns 73-96.

1. On a 96-column printer, the ID/SEQ field is leftjustified in columns 89-96 of the print line. If columns 53-88 of the source statement are blank, line 2 will not be printed.



2. On a 120-column or 126-column printer, the ID/SEQ field is left-justified in columns 113-120 of the print line. If columns 77-88 of the source statement are blank, or if the start of the ID/SEQ field on the source record is less than column 77, line 2 will not be printed.

line 1	Object code field	Ь	Columns 1-76 of source statement	the	ID/SEC	field
	1 35	36	37	112	113	120
line 2			Columns 77–88 o source statement	f		
			101 112			

3. With the 132-column printer, the complete source image is printed on one line.

Object code field	Ь	Columns 1–88 of th source statement	ne	ID/SEQ 1	field
	36			125	132

Note: Statements generated by the macro processor contain a plus symbol (+) in column 36.

Diagnostics

The source and object program listing includes error codes for improperly coded statements. These errors are listed again, with a message, at the end of the source and object program listing under the heading DIAGNOSTICS. This list provides the following information:

- Statement-The statement number, in decimal, (assigned by the assembler) of the statement which is in error.
- Error code-a 3-digit alphameric code. See Appendix C: System/3 Assembler-Source Language Error Codes and Diagnostics for a list of error codes and translations.
- Message—A translation of the error code indicating the type of error made.

Also included under DIAGNOSTICS are the following error summary statements:

- A count of the total statements in error in the assembly.
- A count of total sequence errors in the assembly if sequence check is requested.

Cross-Reference List

If XREF is specified on the OPTIONS statement this list includes all symbol names referred to in the source program. The following columns are included:

- Symbol-The symbol name.
- Length-The decimal length attribute of the symbol in bytes.
- Values-Value, in hexadecimal, of the symbol.
- Defined-Statement number, in decimal, where the symbol is defined.
- References-Statement numbers, in decimal, where the symbol is referenced. Symbolic references to data areas and machine registers whose contents may be altered by execution of a machine instruction are flagged with an asterisk.

At the end of the cross-reference list, the error summary statements are printed again.

SUBRC SYMBOL EXTERNAL SYMBOL LIST

VER 00, MOD 00 01/30/76 PAGE 1

1

SUBRC MODULE

TYPE

OC OBJECT CODE		IRCE STATEMENT	VER 00, MOD 00 01/3	
	2 ***	* * * * * * * * * * * * * * * * * * * *	****	**************************************
	3 #			*
	4 * \	4AME	SUBRC.	*
	5 ¥ F	JNCTION	EXIT SUBROUTINE WITH FIELD A	NU INDICATOR *
	7 *		PARAMETERS.	*
	8 *		THE FRANCE ON THE CO	NOTIED IS AS FOLLOWS: *
	9 ¥		THE CODE GENERATED BY THE CO	APILER IS AS IDECONST
	10 *		0 CURD C	*
	11 *		B SUBRC DC ILI*FIELD LENGTH-1	* *
	12 *			HT OF FIELD" *
	13 *			*
	14 *		DC XL1*OC* DC XL1*INEICATOR MASK	* *
	15 *		DC XLI REGISTER 1 DIS	PLACEMENT *
	16 *			×
	17 *		* * ÷ × * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
0000	19 SU 20	ST GET+3	ARR SAVE PAR	
0000 34 08 0013	21	A CON6,		NT TO RETURN
0004 36 08 0031	22	ST RET+3	ARR SAVE RET	
0008 34 C8 0C2F	23	ST SAVE+	-2 SAVE XR2	
000C 34 02 0C2B	24 GE		GET PARM	HETER ADDRESS
0010 C2 02 0000	25	MVC TEST+		MASK AND DISPLACEMENT
0014 2C 01 0C18 05	26 IE	ST TBN *-*(,),*-* TEST IN	
0019 78 00 00 0010 F2 90 09	27	JF SAVE	INDICAT	DR OFF
001C F2 90 09	28	L 2(,2)		TROL FIELD ADDRESS
0022 85 02 05	23	L 5(,2)		CUP ACORESS
0025 BC C3 00	30	MVI 0(,2)	Č'C' MOVE IN	
0028 C2 02 0000	31 SA	VE LA *-*,2	RESTORE	
0020 C0 87 0000	32 RE	Г B *-*	RETURN	
0030 0006	0031 33 CO			
0050 0000	0008 34 48	R EQU 8		
	FFFF 35	END		
AL STATEMENTS IN ERRL	IN THES ASSE	-481Y = 0		

SYMBOL	LEN VALUE CEF	REFERENCES	VER 00, MOD 00 01/30/76 PAGE 3
ARR	001 0008 0034	0020 0021* 0022	
CON6	002 0031 003		
SET	004 0010 0024		
RET.	0020 003		
AVE	004 0028 003	CC23* CC27	
SUBRC	001 0000 001	9	
TEST	003 0019 002	5 CO25*	

Figure 26. Sample Assembler Listing

External Symbol List (ESL) Table Size

The ESL table is an execution time main storage table containing the module name (START statement name or ASMOBJ) and each EXTRN and ENTRY symbol defined in an assembly. The total of EXTRNs and ENTRYs allowed in a single assembly is limited by the ESL table size.

Using the Model 10 disk system assembler, the limit is 74 EXTRNs and ENTRYs.

Using the Model 12 and Model 15 assembler, the limit varies with the amount of storage available in the execution partition. The limiting sizes and associated storage ranges are:

Storage Available	Limit of EXTRNs and ENTRYs
10K	84
12K	124
14K	169
16K	209
18K - 48K	254

Appendix A. Machine Instructions

MACHINE LANGUAGE INSTRUCTION FORMATS

Operation Code

The first byte of each instruction, the operation code, specifies the addressing modes to be employed by the instruction in bits 0 through 3, and the operation to be performed in bits 4 through 7.

Q Code

The second byte of each instruction is the Q code. In 2address formats, the Q code is always a length count. In other formats, depending upon the operation specified, the Q code can be:

- Length count
- Immediate data
- Bit mask

- Register address
- Data selection
- Branch or skip condition
- Device address and functional specifications

Control Code

The third byte of an instruction in the Command Format contains additional data pertaining to the command to be executed.

Storage Addresses

For instructions in the 1-operand and 2-operand formats, the third byte of the instruction and all bytes following are storage address information.









Legend:

- D1 Displacement, operand 1
- D2 Displacement, operand 2
- R1 Register 1
- R2 Register 2



*Model 15 only.

	Ì			D1	D2		[
	- And	- Operand					_	01	D2			10	D2			1		
	Summary -						10	10	D1	10	D2	D2	D2	D2	-	D1	D2	
		- 0					-											
	ļ	0p																
			ka		A										&			
Type			×	×	×	>	×	×	×	>	×	×	×	~	Z	N	N	ш
Total Type Instr	Length		9	ъ	ß	4	ú	4	4	ю	ഹ	4	4	n	4	3	m	9
spu	Second		2 Bytes Direct	1 Byte Disp Index-By R1	1 Byte Disp Index-By R2	X	2 Bytes Direct	1 Byte Disp Index-By R1	1 Byte Disp Index-By R2	X	2 Bytes Direct	1 Byte Disp Index-By R1	1 Byte Disp Index-By R2	\mathbb{X}	2 Bytes Direct	1 Byte Disp Index-By R1	1 Byte Disp Index-By R2	$\left \right\rangle$
- Operands -	+		- 4	I	L		-4	ـــــــــــــــــــــــــــــــــــــ				ž				<u> </u>		X
	– First –		2 Bytes	Direct			1 Byte	Displacement Indexed	By R1		1 Byte	Displacement Indexed	Ву R2				\langle	
Code	One •	Byte													K			
+	1		sLC	SLC	SLC	LCP*	SLC	SLC	SLC	LCP*	SLC	SLC	SLC	CP*				
		ш	ALC	ALC	ALC	SCP* L	ALC	ALC	ALC	SCP* L	ALC	ALC	ALC	CP* L				
		a	CLC	CLC	CLC	CLI	CLC	CLC	CLC	CLI S	CLC	CLC	CLC	CLI SCP* LCP*				
		U	MVC	MVC	MVC	I VM	MVC	MVC	MVC	- MV-I	MVC	MVC	MVC	MVI				
		8	ITC	ITC	ITC	SBF	ITC	ITC	ITC	SBF	ITC	ITC	ITC	SBF				
		A	ED	ED	ED	SBN	ED	ED	ED	SBN	ED	ED	ED	SBN				
		6				TBF				TBF				ТВР				
de /1e)	- 1 -	80	MV X	M < X	MVX	TBN	MVX	MVX	MVX	TBN	WV X	MVX	MVX	TBN				
Op Code (one byte)	- Bits 4-7	7	SZ	SZ	SZ		SZ	SZ	SZ		SZ	SZ	SZ					
		9	ΑZ	AZ	AZ	∢	AZ	AZ	AZ	¢	AZ	AZ	AZ	A				
		5				_				ب.				<u>ب</u>				
		4	ZAZ	ZAZ	ZAZ	ST	ZAZ	ZAZ	ZAZ	ST	ZAZ	ZAZ	ZAZ	ST				CCP*
		3																\$10
		2													ΓA	ΓA	ΓA	PC
		-				L10				L10				L10	T10	110	10	APL
-		0				SNS				SNS				SNS	BC	BC	BC	HPL
Bite	0.3		0	-	2	ю	4	ഹ	9	7	00	6	¢	80	0	٥	ш	ц.

*Model 15 only.

MNEMONIC OPERATION CODES (MACHINE)

Instruction*

Mnemonic Operation Code

Zero and Add Zoned Decimal Add Zoned Decimal Subtract Zoned Decimal Move Hex Character Move Characters Compare Logical Characters Add Logical Characters Subtract Logical Characters Insert and Test Characters Edit	ZAZ AZ SZ MVX MVC CLC ALC SLC ITC ED	
Move Logical Immediate Compare Logical Immediate Set Bits On Masked Set Bits Off Masked Test Bits Off Masked Store Register Load Register Add to Register Branch On Condition Test I/O and Branch Sense I/O Load I/O Load Address Load CPU*** Store CPU***	MVI CLI SBN SBF TBN TBF ST L A BC TIO SNS LIO LA LCP SCP	
Advance Program Level Halt Program Level Start I/O Command CPU*** Jump On Condition	APL HPL SIO CCP JC	

- * For information concerning specifications for the use of these instructions with the Model 10, see the *IBM System/3 Model 10 Components Reference Manual*, GA21-9103, or with the Model 15, see the *IBM System/3 Model 15 Components Reference Manual*, GA21-9193.
- ** See Machine Language Instruction Formats in this appendix.

*** These instructions are for the Model 15 but they can also be generated on the Model 12 through the macros \$LCP, \$SCP, and \$CCP. For more information concerning the use of the Model 12 macros, see IBM System/3 Models 10 and 12 System Control Programming Macros Reference Manual, GC21-7562.

EXTENDED MNEMONIC CODES

Instruction	Mnemonic Operation Code	Q Code
Move Hex Character (MVX)		
Move to Zone from Zone	MZZ	X'00'
Move to Numeric from Zone	MNZ	Xʻ02'
Move to Zone from Numeric	MZN	X'01'
Move to Numeric from Numeric	MNN	X'03'
Branch On Condition (BC)		
Branch	В	X'87'
Branch High	BH	X'84'
Branch Low	BL	X'82'
Branch Equal	BE	X'81'
Branch Not High	BNH	X'04'
Branch Not Low	BNL	X'02'
Branch Not Equal	BNE	X'01'
Branch Overflow Zoned	BOZ	X'88'
Branch Overflow Logical	BOL	X'A0'
Branch No Overflow Zoned	BNOZ	X'08'
Branch No Overflow Logical	BNOL	X'20'
Branch True	BT	X'10'
Branch False	BF	X'90'
Branch Plus	BP	X'84'
Branch Minus	BM	X'82'
Branch Zero	BZ	X'81'
Branch Not Plus	BNP	X'04'
Branch Not Minus	BNM	X'02'
Branch Not Zero	BNZ	X'01'
Jump On Condition (JC)		
Jump	J	X'87'
Jump High	JH	X'84'
Jump Low	JL	X'82'
Jump Equal	JE	X'81'
Jump Not High	JNH	X'04'
Jump Not Low	JNL	X'02'
Jump Not Equal	JNE	X'01'
Jump Overflow Zoned	JOZ	X'88'
Jump Overflow Logical	JOL	X'A0'
Jump No Overflow Zoned	JNOZ	X'08'
Jump No Overflow Logical	JNOL	X'20'
Jump True	JT	X'10'
Jump False	JF	X'90'
Jump Plus	JP	X'84'
Jump Minus	JM	X'82'
Jump Zero	JZ	X'81'
Jump Not Plus	JNP	X'04'
Jump Not Minus	JNM	X'02'
Jump Not Zero	JNZ	X'01'
Command CPU (CCP-Model 15 onl	y)	¥74+ 63
Supervisor Call	SVC	X'10'
-		

Assembler Language to Machine Language Relationships

The following charts show the relationship between a machine instruction statement as coded by the System/3 Basic Assembler Language programmer and the machine language as generated by the assembler.

For example, the instruction coded by the programmer is ZAZ FINAL(5),DONE(1,1). From the second line of the first of the charts we can develop the relationship between the instruction and the machine code as follows (assume FINAL is a relocatable symbol with value X'131B' and DONE is an absolute symbol with value X'BA'):

Machine instruction statement as input to assembler



Five-byte machine instruction generated by assembler

Used in this manner, the following charts show what machine code results from a particular assembler language statement, and vice versa, what assembler language format obtains a particular machine code format.

The abbreviations used on the following pages mean:

- A1 Direct address, operand 1
- A2 Direct address, operand 2
- D1 Displacement, operand 1
- D2 Displacement, operand 2
- L1 Length of operand 1
- L2 Length of operand 2
- R1 Register 1
- R2 Register 2
- RX Local storage register
- I Immediate data

Assembler In	struction Format	Machine Inst	ruction Format						
Operation	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
ZAZ	A1(L1),A2(L2)	04	L1-L2 L2-1	Address A1	1	i Address A	2		
ZAZ	A1(L1),D2(L2,R1)	14	L1-L2 L2-1	Address A	 	Disp D2 from R1			
ZAZ	A1(L1),D2(L2,R2)	24	L1-L2 L2-1	Address A1		Disp D2 from R2			
ZAZ	D1(L1,R1),A2(L2)	44	L1-L2 L2-1	Disp D1 from R1	Address A2				
ZAZ	D1(L1,R1),D2(L2,R1)	54	L1-L2 i L2-1	Disp D1 from R1	Disp D2 from R1	1			
ZAZ	D1(L1,R1),D2(L2,R2)	64	L1-L2 L2-1	Disp D1 from R1	Disp D2 from R2	1			
ZAZ	D1(L1,R2),A2(L2)	84	L1-L2 L2-1	Disp D1 from R2	Address A2				
ZAZ	D1(L1,R2),D2(L2,R1)	94	L1-L2 L2-1	Disp D1 from R2	Disp D2 from R1	90			
ZAZ	D1(L1,R2),D2(L2,R2)	A4	L1-L2 L2-1	Disp D1 from R2	Disp D2 from R2				

NOTES:

If L1 or L2 is not specified, the implied length is used.

If D1 or D2 is relocatable, the assembler computes the displacement based on the USING instruction.

50

Operation	Operands	Op-Code	Q-Code	Operands				
	-	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
AZ	A1(L1),A2(L2)	06	L1-L2 L2-1	Address A1	1	Address A2	2	
AZ	A1(L1),D2(L2,R1)	16	L1-L2 L2-1	Address A1	+	Disp D2 from R1		
AZ	A1(L1),D2(L2,R2)	26	L1-L2 L2-1	Address A1		Disp D2 from R2		
AZ	D1(L1,R1),A2(L2)	46	L1-L2 L2-1	Disp D1 from R1	Address A2			
AZ	D1(L1,R1),D2(L2,R1)	56	L1-L2 L2-1	Disp D1 from R1	Disp D2 from R1			
AZ	D1(L1,R1),D2(L2,R2)	66	L1-L2 L2-1	Disp D1 from R1	Disp D2 from R2			
AZ	D1(L1,R2),A2(L2)	86	L1-L2 L2-1	Disp D1 from R2	Address A2	2		
AZ	D1(L1, R2), D2(L2, R1)	96	L1-L2 L2-1	Disp D1 from R2	Disp D2 from R1			
AZ	D1(L1,R2),D2(L2,R2)	A6	L1-L2 L2-1	Disp D1 from R2	Disp D2 from R2		1 1	

If L1 or L2 is not specified, the implied length is used.

Assembler In	struction Format	Machine Instruction Format								
Operation	Operands	Op-Code	Q-Code	Operands	***					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6			
SZ	A1(L1),A2(L2)	07	L1-L2 L2-1	Address A1	1	Address A	2			
SZ	A1(L1),D2(L2,R1)	17	L1-L2 L2-1	Address A1		Disp D2 from R1				
sz	A1(L1), D2(L2,R2)	27	L1-L2 L2-1	Address A1		Disp D2 from R2				
SZ	D1(L1,R1),A2(L2)	47	L1-L2 L2-1	Disp D1 from R1	Address A2					
SZ	D1(L1,R1),D2(L2,R1)	57	L1-L2 L2-1	Disp D1	Disp D2 from R1					
SZ	D1(L1,R1),D2(L2,R2)	67	L1-L2 L2-1	Disp D1 from R1	Disp D2 from R2					
SZ	D1(L1,R2),A2(L2)	87	L1-L2 L2-1	Disp D1	Address A2					
sz	D1(L1,R2),D2(L2,R1)	97	L1-L2 L2-1	Disp D1 from R2	Disp D2 from R1					
sz	D1(L1,R2),D2(L2,R2)	A7	L1-L2 L2-1	Disp D1	Disp D2 from R2					

NOTES:

If L1 or L2 is not specified, the implied length is used.

If D1 or D2 is relocatable, the assembler computes the displacement based on the USING instruction.

52

	struction Format	Op-Code	Q-Code	Operands					
Operation	Operands	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
MVX	A1(I),A2	08		Address A1		Address A	2		
MVX	A1(I),D2(,R1)	18	+ 	Address A1		Disp D2 from R1			
MVX	A1(I),D2(,R2)	28		Address A1		Disp D2 from R2			
мvх	D1(I,R1),A2	48		Disp D1 from R1	Address A2				
MVX	D1(I,R1),D2(,R1)	58	1	Disp D1 from R1	Disp D2 from R1		Í		
MVX	D1(I,R1),D2(,R2)	68		Disp D1 from R1	Disp D2 from R2				
MVX	D1(I,R2),A2	88		Disp D1 from R2	Address A2	2	1		
MVX	D1(I,R2),D2(,R1)	98		Disp D1 from R2	Disp D2 from R1		1		
MVX	D1(I,R2),D2(,R2)	A8		Disp D1 from R2	Disp D2 from R2		1		

I may be specified on either operand, and must have the value X'00', X'01', X'02', or X'03'.

If D1 or D2 is relocatable, the assembler computes the displacement based on the USING instruction.

For the extended mnemonics of the MVX instruction, I-field information is inherent in the mnemonic and the I-field is omitted from the operand field. See *Extended Mnemonic Codes* for the extended MVX and the associated Q-codes.

Assembler Instruction Format		Machine Instruction Format							
Operation	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
MVC	A1(L1),A2	OC	i L1-1	Address A	1	Address A	2		
MVC	A1(L1),D2(,R1)	10	I L1-1 	Address A	1	Disp D2 from R1			
MVC	A1(L1),D2(,R2)	2C	L1-1 	Address A	1	Disp D2 from R2			
MVC	D1(L1,R1),A2	4C	L1-1	Disp D1 from R1	Address A2	 !			
MVC	D1(L1,R1),D2(,R1)	5C	L1-1	Disp D1	Disp D2 from R1				
MVC	D1(L1,R1),D2(,R2)	6C	L1-1	Disp D1 from R1	Disp D2 from R2	1			
MVC	D1(L1,R2),A2	8C	L1-1	Disp D1 from R2	Address A2				
MVC	D1(L1,R2),D2(,R1)	9C	L1-1	Disp D1 from R2	Disp D2 from R1	1			
MVC	D1(L1,R2),D2(,R2)	AC	L1-1	Disp D1 from R2	Disp D2 from R2	1			

NOTES:

L1 may be specified on either operand; if L1 is not specified, the implied length of operand one is used.

If D1 or D2 is relocatable, the assembler computes the displacement based on the USING instruction.

54

struction Format	Machine Inst	truction Format						
Operands	Op-Code	Q-Code	Operands					
	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
A1(L1),A2	0D	L1-1	Address A1		Address A	2		
A1(L1),D2(,R1)	1D	L1-1	Address A1		Disp D2 from R1			
A1(L1),D2(,R2)	2D	 L1-1 	Address A	1	Disp D2 from R2			
D1(L1,R1),A2	4D	L1-1	Disp D1	Address A	2			
D1(L1,R1),D2(,R1)	5D	 L1-1 	Disp D1 from R1	Disp D2 from R1	8			
D1(L1,R1),D2(,R2)	6D	L1-1	Disp D1 from R1	Disp D2 from R2	 1	1 1		
D1(L1,R2),A2	8D	 L1-1	Disp D1 from R2	Address A	.2	1 1		
D1(L1,R2),D2(,R1)	9D	L1-1	Disp D1 from R2	Disp D2 from R1	1	1		
D1(L1,R2),D2(,R2)	AD	L1-1	Disp D1 from R2	Disp D2 from R2	 	1		
	Operands A1(L1),A2 A1(L1),D2(,R1) A1(L1),D2(,R2) D1(L1,R1),A2 D1(L1,R1),D2(,R1) D1(L1,R1),D2(,R2) D1(L1,R2),A2 D1(L1,R2),A2	Operands Op-Code Byte 1 A1 (L1),A2 A1 (L1),D2 (,R1) ID A1 (L1),D2 (,R1) D1 (L1,R1),A2 D1 (L1,R1),D2 (,R1) D1 (L1,R1),D2 (,R1) D1 (L1,R1),D2 (,R2) D1 (L1,R2),A2 BD D1 (L1,R2),D2 (,R1)	Operands Op-Code Q-Code Byte 1 Byte 2 A1(L1),A2 OD L1-1 A1(L1),D2(,R1) ID L1-1 A1(L1),D2(,R2) 2D L1-1 D1(L1,R1),A2 4D L1-1 D1(L1,R1),D2(,R1) 5D L1-1 D1(L1,R1),D2(,R2) 6D L1-1 D1(L1,R2),A2 8D L1-1 D1(L1,R2),D2(,R1) 9D L1-1	Operands Op-Code Q-Code Operands Byte 1 Byte 2 Byte 3 A1(L1),A2 OD L1-1 Address A1 A1(L1),D2(,R1) 1D L1-1 Address A1 A1(L1),D2(,R2) 2D L1-1 Address A1 A1(L1),D2(,R2) 2D L1-1 Address A1 D1(L1,R1),D2(,R2) 2D L1-1 Disp D1 D1(L1,R1),D2(,R1) 5D L1-1 Disp D1 D1(L1,R1),D2(,R2) 6D L1-1 Disp D1 D1(L1,R2),A2 8D L1-1 Disp D1 D1(L1,R2),D2(,R1) 9D L1-1 Disp D1 D1(L1,R2),D2(,R1) AD L1-1 Disp D1	Operands Op-Code Q-Code Operands Byte 1 Byte 2 Byte 3 Byte 4 A1(L1),A2 OD L1-1 Address A1 A1(L1),D2(,R1) ID L1-1 Address A1 A1(L1),D2(,R2) 2D L1-1 Address A1 A1(L1),D2(,R2) 2D L1-1 Address A1 D1(L1,R1),A2 4D L1-1 Disp D1 Address A1 D1(L1,R1),D2(,R1) 5D L1-1 Disp D1 Address A1 D1(L1,R1),D2(,R2) 6D L1-1 Disp D1 Disp D2 D1(L1,R1),D2(,R1) 5D L1-1 Disp D1 Disp D2 D1(L1,R2),A2 8D L1-1 Disp D1 Disp D2 D1(L1,R2),A2 8D L1-1 Disp D1 Address A D1(L1,R2),D2(,R1) 9D L1-1 Disp D1 Address A D1(L1,R2),D2(,R1) AD L1-1 Disp D1 Address A D1(L1,R2),D2(,R1) AD L1-1 Disp D1 Address A	Operands Op-Code Q-Code Operands Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 A1(L1),A2 OD L1-1 Address A1 Address A2 A1(L1),D2(,R1) ID L1-1 Address A1 Address A1 A1(L1),D2(,R2) ZD L1-1 Address A1 Disp D2 ID L1-1 Address A1 Disp D2 from R1 ID L1-1 Address A1 Disp D2 from R2 ID1(L1,R1),D2(,R2) ZD L1-1 Disp D1 Address A2 ID1(L1,R1),D2(,R1) SD L1-1 Disp D1 Disp D2 ID1(L1,R1),D2(,R2) 6D L1-1 Disp D1 Disp D2 ID1(L1,R1),D2(,R2) 6D L1-1 Disp D1 Disp D2 ID1(L1,R2),D2(,R2) BD L1-1 Disp D1 Disp D2 ID1(L1,R2),D2(,R1) PD L1-1 Disp D1 Disp D2 ID1(L1,R2),D2(,R1) PD L1-1 Disp D2 Inoren R1 ID1(L1,R2),D2		

L1 may be specified on either operand; if L1 is not specified, the implied length of operand one is used.

Assembler In	struction Format	Wachine Inst	ruction Format				
Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
ALC	A1(L1),A2	OE	L1-1	Address A1	8	Address A	2
ALC	A1(L1),D2(,R1)	1E	l L1-1	Address A1		Disp D2 from R1	
ALC	A1(L1),D2(,R2)	2E	 L1-1 	Address A1	1	Disp D2 from R2	
ALC	D1(L1,R1),A2	4E	I L L1-1	Disp D1 from R1	Address A2	2	
ALC	D1(L1,R1),D2(,R1)	5E	L1-1 	Disp D1 from R1	Disp D2 from R1		
ALC	D1(L1,R1),D2(,R2)	6E	 	Disp D1 from R1	Disp D2 from R2		
ALC	D1(L1,R2),A2	8E	F L1-1 I	Disp D1	Address A2	2	
ALC	D1(L1,R2),D2(,R1)	9E	I L1-1 	Disp D1	Disp D2 from R1	a	
ALC	D1(L1,R2),D2(,R2)	AE	t L1-1	Disp D1 from R2	Disp D2 from R2	1	

NOTES

L1 may be specified on either operand; if L1 is not specified, the implied length of operand one is used.

peration	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
SLC	A1(L1),A2	OF	: L1-1	Address A1	، ا	Address A	2		
SLC	A1(L1),D2(,R1)	1F	L1-1	Address A1		Disp D2 from R1			
SLC	A1(L1),D2(,R2)	2F	L1-1	Address A1		Disp D2 from R2			
SLC	D1(L1,R1),A2	4F	1 L1-1	Disp D1 from R1	Address A	2			
SLC	D1(L1,R1),D2(,R1)	5F	L1-1	Disp D1 from R1	Disp D2 from R1				
SLC	D1(L1,R1),D2(,R2)	6F	L1-1	Disp D1	Disp D2 from R2	1			
SLC	D1 (L1,R2),A2	8F	L1-1	Disp D1 from R2	Address A	2	 		
SLC	D1(L1,R2),D2(,R1)	9F	L1-1	Disp D1 from R2	Disp D2 from R1	ı 	 		
SLC	D1(L1,R2),D2(,R2)	AF	L1-1	Disp D1	Disp D2 from R2	1			

L1 may be specified on either operand; if L1 is not specified, the implied length of operand one is used.

Assembler In	struction Format	Machine Inst	ruction Format				
Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
ІТС	A1(L1),A2	ОВ	L1-1	Address A	1	Address A	2
ITC	A1(L1),D2(,R1)	1B	L1-1	Address A	1 1 I	Disp D2 from R1	
ITC	A1(L1),D2(,R2)	28	L1-1	Address A	1 1 1	Disp D2 from R2	
ITC	D1(L1,R1),A2	4B	 L1-1 	Disp D1	Address A	2 1	
ІТС	D1(L1,R1),D2(,R1)	5B	l L1-1	Disp D1	Disp D2 from R1	1	
ITC	D1(L1,R1),D2(,R2)	6B	L 1 L1-1	Disp D1 from R1	Disp D2 from R2	1	
ITC	D1(L1,R2),A2	88	L1-1	Disp D1 from R2	Address A	2	
ITC	D1(L1,R2),D2(,R1)	9B	L1-1	Disp D1 from R2	Disp D2 from R1	[
ITC	D1(L1,R2),D2(,R2)	АВ	L1-1	Disp D1 from R2	Disp D2 from R2	1	

NOTES:

Operand one must address the data field at the leftmost byte.

L1 may be specified on either operand; if L1 is not specified, the implied length of operand one is used.

If D1 or D2 is relocatable, the assembler computes the displacement based on the USING instruction.

40

à.

Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
ED	A1(L1),A2	0A	L1-1	I Address A1	1	Address A	2
ED	A1(L1),D2(,R1)	1A	L1-1	Address A1		Disp D2 from R1	
ED	A1(L1),D2(,R2)	2A	L1-1	Address A1	1	Disp D2 from R2	
ED	D1(L1,R1),A2	4A	L1-1	Disp D1 from R1 [Address A2		
ED	D1(L1,R1),D2(,R1)	5A	L1-1	Disp D1 from R1	Disp D2 from R1	1 1	
ED	D1(L1,R1),D2(,R2)	6A	L1-1	Disp D1 from R1	Disp D2 from R2	1	
ED	D1(L1,R2),A2	8A	L1-1	Disp D1 from R2	Address A2		
ED	D1(L1,R2),D2(,R1)	9A	L1-1	Disp D1 from R2 1	Disp D2 from R1		
ED	D1(L1,R2),D2(,R2)	AA	L1-1	Disp D1 from R2	Disp D2 from R2		

L1 may be specified on either operand; if L1 is not specified, the implied length of operand one is used.

Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
NVI	A1,I	3C	1	Address A1	<u>; </u>		1
VVI	D1(,R1),I	70	 	Disp D1 from R1	8		F E E
MVI	D1(,R2),I	BC	ł	Disp D1 from R2			[1 1
NOTE:					1		1

Assembler In	struction Format	Machine Inst	ruction Format				
Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
CLI	A1,I	3D		Address A1			
CLI	D1(,R1),I	7D	+	Disp D1 from R1			1
CLI	D1(,R2),I	BD	 	Disp D1 from R2			1
NOTE:	1	1	1	L	Ll	*****	<u>I</u>

Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
SBN	A1,I	ЗА		Address A1			: : !
SBN	D1(,R1),I	7А	, 1 	Disp D1 from R1	 		
SBN	D1(,R2),I	ВА	 	Disp D1 from R2			- -
NOTE:	1		1		11		L

Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
SBF	A1,I	3B	1	Address A1			
SBF	D1(,R1),I	7В		I Disp D1 I from R1			
SBF	D1(,R2),I	ВВ	 	Disp D1 from R2	 		
NOTE:]				1		L

Assembler Ins	struction Format	Machine Inst	ruction Format				
Operation	Operands	Op-Code	Q-Code	Operands			9 maar 10 maar
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
TBN	A1,I	38	1	Address A1			- 400 - 100 - 100
TBN	D1(,R1),I	78	1 	Disp D1 from R1			
TBN	D1(,R2),I	B8	 	Disp D1 from R2			

Assembler Ins	struction Format	Machine Inst	ruction Format				
Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
TBF	A1,I	39	1	Address A1			
TBF	D1(,R1),I	79	 	Disp D1 from R1			900 901
TBF	D1(,R2),I	В9	 	Disp D1 from R2			au
NOTE:	atable, the assembler con		1		1		L

Assembler Ins	truction Format	Machine Instruction Format							
Operation	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
ST	A1,RX	34	RX	Address A1			1		
ST	D1(,R1),RX	74	RX	Disp D1 from R1			L 2010		
ST	D1(,R2),RX	B4	RX 	Disp D1 from R2					

Assembler Ins	struction Format	Machine Inst	ruction Format				
Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
L	A1,RX	35	RX	Address A1		ł	1
L	D1(,R1),RX	75	RX	Disp D1 from R1			
L	D1(,R2),RX	B5	RX	Disp D1 from R2		[]	1
NOTE:		1				L	1
If D1 is reloca	atable, the assembler compute	es the displacemen	t based on the U	SING instruction			

Operation	Operands	Op-Code	Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Ą	A1,RX	36	RX	Address A1			1
A	D1(,R1),RX	76	1 BX	1 Disp D1 1 from R1			2000 2000
Ą	D1(,R2),RX	B6	I RX	Disp D1 I from R2			1
NOTE:	4	L	1				1

Assembler Ins	struction Format	Machine Inst	ruction Format					
Operation	Operands	Op-Code Byte 1	Q-Code	Operands				
			Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
BC	A1,I	СО		Address A1		1		
BC	D1(,R1),I	D0		Disp D1 from R1	1	1 1	1	
BC	D1(,R2),I	EO	- 	Disp D1 from R2		1		

NOTES:

If D1 is relocatable, the assembler computes the displacement based on the USING instruction.

For the extended mnemonics of the BC, the second operand (I-field) is not used since the information is inherent in the mnemonic. See *Extended Mnemonic Codes* for the extended branches and their associated Q-codes.

ssembler Instruction Format		Machine Instruction Format						
Operation	Operands	Op-Code	Q-Code	Operands				
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
тю	A1,I	C1		Address A1		* { {	1	
τιο	D1(,R1),I	D1	1 	Disp D1 from R1	2 1 1	1 1	1	
τιο	D1(,R2),I	E1	 	Disp D1 from R2		1	1	

Assembler Instruction Format		Machine Instruction Format						
Operation	n Operands	Op-Code	Q-Code	Operands				
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
SNS	A1,I	30		Address A1	+		e 1	
SNS	D1(,R1),I	70	1 1 1	Disp D1 from R1			t 1 1	
SNS	D1(,R2),I	ВО	 1 	Disp D1 from R2		r 	1	

Appendix A. Machine Instructions 63

Page of SC21-7509-6 Issued 24 June 1977 By TNL: SN21-5536

Assembler Ins	Assembler Instruction Format		Machine Instruction Format						
Operation	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
LIO	A1,I	31		Address A1	;]	1	1		
LIO	D1(,R1),I	71	+ 	Disp D1 from R1	1	т. 1 1			
LIO	D1(,R2),I	B1		Disp D1 from R2	1	8			
NOTE:	•					ni se da kan da kan ya sa			
	atable, the assembler com	putes the displacemen	t based on the U	ISING instruction					

Assembler In	struction Format	Machine Instruction Format							
Operation	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
LA	A1,RX	C2	RX RX	Address A1			1		
LA	D1(,R1),RX	D2	RX	Disp D1 from R1			1		
LA	D1(,R2),RX	E2		Disp D1 from R2					
NOTE:									
If D1 is reloc	atable, the assembler com	nputes the displacemen	t based on the L	JSING instruction	٦.				

Assembler Instruction Format		Machine Instruction Format						
Operation	Operands	Op-Code	Q-Code	Operands				
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
LCP	A1,RX	3F	RX	Address A1	<u> </u>	1	1	
LCP	D1(,R1),RX	7F	H RX	Disp D1 from R1	 		1	
_CP	D1(,R2),RX	BF	I RX	Disp D1 from R2	 		1	

NOTES:

The Model 15 LCP instruction can also be generated on the Model 12 through the \$LCP macro instruction; see *IBM System/3 Models 10 and 12 System Control Programming Macros Reference Manual*, GC21-7562.

Assembler Ins	struction Format	Machine Instruction Format						
Operation	Operands	Op-Code	Q-Code	Operands				
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
SCP	A1,RX	3E	RX	Address A1			1	
SCP	D1(,R1),RX	7E	I I RX	Disp D1 from R1	1		1	
SCP	D1(,R2),RX	BE	RX 1	Disp D1 from R2		1	1	

The Model 15 SCP instruction can also be generated on the Model 12 through the \$SCP macro instruction; see *IBM System/3 Models 10 and 12 System Control Programming Macros Reference Manual*, GC21-7562.

Assembler Instruction Format		Machine Instruction Format					
Operation	Operands	Op-Code	de Q-Code	Operands			
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
APL	I	F1		00		1	
NOTE:							

Assembler Ins	Assembler Instruction Format		Machine Instruction Format						
Operation	Operands	Op-Code	Q-Code	Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
HPL	11,12	F0	12	11	1	1	1		

Assembler Ins	Assembler Instruction Format		Machine Instruction Format					
Operation	Operands	Op-Code	Q-Code	Operands				
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	
SIO	11,12	F3	12	11		1	 	

Assembler Instruction Format		Machine Instruction Format							
Operation	Operands	Op-Code	Q-Code	e Operands					
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6		
ССР	I1,RX	F4	H RX	11	1	1	1		

NOTES:

The Model 15 CCP instruction can also be generated on the Model 12 through the \$CCP macro instruction; see *IBM System/3 Models 10 and 12 System Control Programming Macros Reference Manual*, GC21-7562.

For the SVC form of the CCP instruction, the Q-code is inherent in the mnemonic and the RX field is omitted from the operand field. See *Extended Mnemonic Codes* for the associated Q-code.

Assembler Ins	Assembler Instruction Format		Machine Instruction Format							
Operation	Operands	Op-Code	Q-Code	Operands						
		Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6			
JC	A1,I	F2	1	*	1	1				

*If the first operand is absolute, this value is placed in byte 3.

If the first operand is relocatable, the displacement from the next sequential instruction to address A1 is placed in byte 3. NOTE:

For the extended mnemonics of the JC, the second operand (I-field) is not used since the information is inherent in the mnemonic. See *Extended Mnemonic Codes* for the extended jumps and their associated Q-codes.

Appendix B: Assembler Instruction Reference Table

-

Operation Entry	Name Entry	Operand Entry
DC	Any Symbol or Blank	One operand entry containing: Duplication Factor, Type, Length, Constant.
DROP	Blank	Specified register (1 or 2).
DS	Any Symbol or Blank	One operand entry containing: Duplication Factor, Type, Length.
EJECT	Blank	Blank.
END	Blank	A relocatable expression or blank.
ENTRY	Blank	Any relocatable name entry found in the current program.
EQU	Any Symbol	An expression.
EXTRN	Blank	One relocatable symbol not found in the current program which may be followed by an absolute expression enclosed in parentheses.
ICTL	Blank	Two decimals in the form of B,E.
ISEQ	Blank	Blank or two decimal values in the form L, R.
ORG	Blank	Blank operand or an expression (A) optionally followed by two absolute expressions in the form A,B,C.
PRINT	Blank	Model 10 Disk System: One or two entries from DATA, NODATA, ON, OFF. Model 12 and Model 15: One to three entries from DATA, NODATA, GEN, NOGEN, ON, OFF.
SPACE	Blank	Blank or a decimal value.
START	Name or Blank	A self-defining value or blank.
TITLE	Name or Blank	A sequence of characters enclosed in apostrophes.
USING	Blank	A relocatable expression (V) and an index register (R) in the form V,R.
Appendix C: System/3 Assembler – Source Language Error Codes and Diagnostics

Code	Diagnostic	Explanation
N01	INVALID NAME LENGTH	Name field entry greater than six characters
N02	INVALID CHARACTER IN NAME	Name starts with non-alphabetic or contains an invalid character
N03	NAME NOT ALLOWED ON THIS	Name field entry not allowed on this instruction
N04	REFERENCE TO UNDEFINED SYMBOL	The referenced symbol is not defined in this program
N05	NAME MISSING FROM	Name field entry missing from EQU instruction
N06	PREVIOUSLY DEFINED SYMBOL	Symbol has been previously defined in this program
N07	MODULE NAME MISSING	START instruction missing, or START instruction present but name field entry (module name) missing. Assembler assigns the default module name ASMOBJ.
001	INVALID OPERATION CODE	Undefined operation field entry
002	INVALID ORIGIN	Attempt to ORG to a value less than the initial value of the location counter
003	INVALID OR ILLEGAL ICTL	Operand error on ICTL, or ICTL not the first statement in the program. (ICTL treated as last source statement in program)
004	INVALID START INSTRUCTION	START instruction encountered after location counter is initialized
005	LOCATION COUNTER ERROR	Location counter overflow (greater than 65536) or attempt to reference the location counter at 65536
006	MISSING END STATEMENT	END statement missing from the program
P01	INVALID OPERAND DELIMITER	An operand field syntactical delimiter is either misplaced or missing
P02	INVALID OPERAND FORMAT	The operand field is not of the proper format for this instruction
P03	MISSING OPERAND	Operand field entry missing from instruction requiring one
P04	INVALID SYNTAX IN EXPRESSION	Violation of one or more expression syntax rules
P05	EXPRESSION VALUE TOO LARGE	Final expression value not in range -2^{16} to 2^{16}
P06	INVALID OPERAND	One or more operand entries do not meet specifications for this instruction
P07	ARITHMETIC OVERFLOW	Intermediate expression value not in the range -2^{24} to 2^{24} -1
P08	ADDRESSABILITY ERROR	Relocatable displacement outside the range of USING instruction
P09	REGISTER SPECIFICATION ERROR	Index register specification not 1 or 2
P10	INVALID CONSTANT	Error in constant specification on DC instruction
P11	INVALID CONSTANT TYPE	Data type specified on DC/DS is not valid
P12	INVALID DUPLICATION FACTOR	Error in duplication factor specification on DC/DS
P13	INVALID LENGTH SPECIFICATION	Error in length specification
P14	INVALID STATEMENT DELIMITER	The column following the statement field is not blank
P15	RELOCATABLE MULTIPLICATION	A relocatable term used in multiply operation
P16	RELOCATABILITY ERROR	A relocatable expression is used where an absolute expression is required, or an absolute expression is used where a relocatable expression is required
P17	INVALID SYMBOL	Invalid character in or invalid length of a symbol in the operand field
P18	INVALID SELF-DEFINING TERM	Error in the format of a self-defining term
P19	SELF-DEFINING VALUE TOO LARGE	Value of self-defining term is outside of range -2^{16} to 2^{16-1}
P20	INVALID IMMEDIATE FIELD	Immediate field not in range X'00' to X'FF'
P21	INVALID DISPLACEMENT	Absolute displacement not in range 0 to 255

Code	Diagnostic	Explanation
P22	INVALID EXTRN	Symbol is invalid or already defined in the program or subfield is invalid.
P23	TOO MANY ESL RECORDS	More than allowed number of EXTRN and ENTRY statements were found in the program. This count includes multiple EXTRNs and ENTRYs, ENTRYs with valid symbols which are not defined, and EXTRNs with valid symbols which are defined in the program. See ESL Table Size in Part II. Programmer's Guide.

Appendix D: Assembler Language Subroutine To RPG II Linkage

Assembler subroutines can be linked to an RPG II program. The RPG II program passes parameters as it branches to the assembler subroutine. To write a subroutine that will be linked to an RPG II program the following rules must be used:

- 1. The name of the assembler subroutine must be SUBRxx. xx can be any valid alphabetic characters for user-written subroutines. (Numeric characters are reserved for IBM-supplied subroutines.) The name used must be the same as the name used in the RPG II program.
- 2. Upon entry to the assembler language subroutine, the address recall register (ARR) contains a pointer to the parameters which represent the fields to be referenced by the assembler subroutine. The return point to the RPG II program is the first byte after the parameters.
- 3. If the subroutine makes use of registers 1 and 2, the contents of these registers must be stored upon entry to, and restored before exit from, the subroutine.

USING FIELDS IN THE RPG II PROGRAM

When linkage is effected from RPG II to an assembler subroutine, three possible areas in the RPG II program can be referenced by the subroutine. They are: field, table or array, and indicator.

Referencing a Field in an RPG II Program

The following parameters (symbolic form of code generated by the compiler) are passed by RPG II when a field is to be referenced:

- B SUBRxx
- DC IL1'Field length -1'
- DC AL2(rightmost address of field)

Referencing a Table or Array in an RPG II Program

The following parameters (symbolic form of code generated by the compiler) are passed by RPG II when a table or array is to be referenced:

- B SUBRxx
- DC IL1'Entry length-1'
- DC AL2(leftmost address of table control field)

The subroutine can refer to the table or array defined in the RPG II program by utilizing the control field created for that table or array. This control field, one of which is created for each table or array built by the RPG II program, is in the following format:

Bytes Meaning

- 1-2 Rightmost address of the first entry.
- 3-4 Rightmost address of the last entry.
- 5-6 Initialized to rightmost address of first entry; used at object time for rightmost address of the last looked-up entry of a table.
- 7-8 Length of an entry.

The subroutine can obtain the data retrieved from the last RPG II table LOKUP by using the address in bytes 5-6. To access the table or array itself, the address in bytes 1-2 must be used.

Data used by the subroutine must be left unpacked for the RPG II program.

Referencing an Indicator in an RPG II Program

The following parameters (symbolic form of code generated by the compiler) are passed by RPG II when an indicator is to be referenced:

- B SUBRxx
- DC XL1'00'
- DC XL1'Mask for the indicator'
- DC XL1'Displacement to the indicator from XR1'

Note: The parameters passed to the assembler subroutine are determined by the coding done in the RPG II program. For a description of this coding, see the IBM System/3 RPG II Reference Manual, SC21-7504, IBM System/3 Model 6 RPG II Reference Manual, SC21-7517, or IBM System/3 Card System RPG II Reference Manual, SC21-7500.

RPG II LINKAGE SAMPLE PROGRAM 1

In this sample program, the RPG II program links to the assembler language subroutine SUBRA (Figure 27). When control is returned to the RPG II program, the character 'A' will have been moved into the field in the RPG II program.

RPG II LINKAGE SAMPLE PROGRAM 2

In this sample program, the RPG II program links to the assembler subroutine SUBRB (Figure 28). The first parameters passed reference a table. The second parameters reference an indicator. The subroutine refers to both sets of parameters. The subroutine first tests the indicator in the RPG II program. If the indicator is off, control is returned to the RPG II program. If the indicator is on, a character 'C' is moved into the last looked up entry in the table. When control is returned to the RPG II program, it checks for a 'C' in the table.

I/O SUBROUTINES

Subroutines that support input or output devices can also be linked to an RPG II program. These subroutines are commonly referred to as RPG II SPECIAL subroutines.

Linkage for I/O Subroutines

The following linkage is generated by RPG II to communicate with the user-supplied I/O subroutine.

1. DTF (define-the-file) format:

	ne-me-me) format.
Bytes	Description
0	Device code (X'00')
1	UPSI mask
2-3	Attributes
4-5	Reserved for data management
6-7	Address of next DTF
8-B	Reserved for data management
C-D	Logical record address
E	Completion code
F	X'42' = End-of-file X'41' = Controlled cancel (not recognized by Model 10 card system) X'40' = Normal completion (not recognized by Model 10 card system) Operation X'C0' = Get and put (model 10 card system only) X'80' = Get X'40' = Put X'20' = Update X'10' = Close
10-11	Input I/O address
12-13	Output I/O address
14-15	Block length
16-17	Record length

18-19 Address of array DTT if array linkage is used

The address of byte 0 of the DTF will be passed to the I/O subroutine in index register 2. Bytes 0-3, 6-7, C-D, and 10-17 are filled in by RPG II at compile time. Byte E, completion code, is inserted by the I/O subroutine when control is returned to RPG II. Byte F, the operation byte, is inserted at object time. The information in bytes 0 and 4-B must be available, unchanged at close time, for data management.

The DTT (define-the-table) is used for array linkage. DTT format:

Bytes	Description
0-1	Address of rightmost byte of the first element of the array.
2-3	Address of rightmost byte of the last element of the array.
4-5	RPG last LOKUP element.
6-7	Length of array element.

2. The I/O subroutine must save and restore the registers altered in the routine. Control should be returned to the address in the address recall register (ARR).

Note: The combined get and put operation code, X'CO', is utilized by the System/3 Model 10 Card System only. The System/3 Model 10 Disk System, System/3 Model 12, and System/3 Model 15 use alternate get and put operations to accommodate combined files. When coding an I/O subroutine to be used on either system, be certain to consider this fact.

When an input operation is done, the I/O subroutine must move the address of the physical buffer currently being used to the logical buffer address location in the DTF (bytes C-D). In the Model 10 Card System, address bytes 10-11 will be the same as bytes C-D (one physical buffer). When an output operation is requested, the I/O subroutine must move the data from the logical buffer (address in bytes C-D of the DTF) to the physical buffer (address in bytes 12-13 of the DTF). The two addresses are the same in the Model 10 Card System. Bytes 0-B are unused in the Model 10 Card System.

The I/O subroutine must do its own open when the first call to it is issued. It must also do its own close to the file on a close call.

If a dual I/O is requested, the second area will be immediately behind the first (Model 10 Disk System, Model 12, and Model 15 only).

The I/O subroutine cannot be overlaid in the Model 10 Disk System, Model 12, and Model 15.

Sequential processing only is supported.

When an I/O subroutine issues a halt, three halts should be displayed as follows:

- 1. The first halt issued should be the FF halt reserved by RPG II for SPECIAL I/O subroutine usage.
- 2. The second halt should be the last two digits of the subroutine name.
- 3. The third halt may be any valid halt that can be displayed.



Figure 27. Assembler Language Subroutine (SUBRA) for Sample Program 1



Figure 28. Assembler Language Subroutine (SUBRB) for Sample Program 2

LIBRARY DECK GENERATOR PROGRAM (MODEL 10 ONLY)

The System/3 Model 10 Card System user can write assembler language subroutines to be used as SPECIAL or EXIT routines in an RPG II program. These assembler routines, however, cannot be inserted directly into the RPG II compiler. The assembler language subroutine must first be assembled by the System/3 Model 10 Disk System Basic Assembler and then translated by the Library Deck Generator (LDG) program before it can be placed in the RPG II compiler.

The entire operation, from writing an assembler subroutine to selection of that subroutine by the IBM System/3 Model 10 Card System RPG II compiler is outlined as follows:

- 1. The assembler subroutine is written by the programmer. If standard control cards supplied by the LDG program are not being used, the programmer must also code control cards for the subroutine.
- 2. The assembler subroutine is assembled on the System/3 Model 10 Disk System by the Basic Assembler.
- 3. The LDG program is read into System/3 Model 10 Disk System storage. The *** parameter card, assembler subroutine object deck, and blank cards are placed in the MFCU.
- 4. The LDG program produces a deck of cards, containing the subroutine, which can be placed in the RPG II compiler. The deck produced by the LDG program contains the following:

Header card Control cards Text Q-card End card

5. The deck produced by the LDG program may now be placed in the RPG II compiler deck. When an RPG II program is compiled, this subroutine will be selected, when required, just as any other compiler subroutine.

The following material describes the information needed to use an assembler language subroutine in an RPG II program. This material is divided into four major sections:

Writing the assembler language program Running the LDG program Output of the LDG program Example of a SPECIAL subroutine

Writing the Assembler Language Program

The following information must be considered when the assembler language program is written.

Title Instruction

The name field of the TITLE instruction must contain 00GEB in columns 1-5.

Control Cards

Control cards are needed for every assembler language subroutine. Control cards contain code, executed during compile time, which determines whether the subroutine should be included as part of the program being compiled. Library routines are selected only when the execution of a control card determines they are needed. In addition, control cards are needed to ensure that the entry point for the subroutine is placed in the proper location in core for the RPG II compiler to find and use it.

There are two ways to get the control cards you need. In some cases, you will need to code them yourself; in others standard control cards are supplied by the LDG program. If your subroutine is to be used as a normal SPECIAL or EXIT routine, the LDG program will supply three control cards. See Figure 29 for samples of these. When these control cards are provided, a SPECIAL routine is selected if bytes 12-13 of the file description compression matches the identification characters of the routine, and if the SPECIAL device code B'0xxx1010' is present in byte 16 of the same file description compression. EXIT routines are selected if the identifier in the library routine is the same as an entry in the symbol table (bytes 3-4) and if byte 2 of the same entry contains bit configuration 11100000. When these decks are selected, the address of the entry point of associated object code is placed in the symbol table entry, bytes 3-4 for an EXIT reference and/or bytes 8-9 of the file description compression for a SPECIAL reference.

You must code control cards for your subroutine when:

- The subroutine is not a SPECIAL or EXIT routine.
- The subroutine needs a function not provided by the standard control cards.

The following paragraphs describe several compiler resident routines which can be used by programmer coded control cards.

Coding Control Cards

There are three types of control cards each identified by a special character in column 1. Each type performs a different function:

- Cards with a J in column 1 (J-cards) are usually used to control the selection of a routine for an object program. They also place the routine entry address in compile time storage for use by the RPG II compiler.
- Cards with a K in column 1 (K-cards) are used only when one routine from a set of related routines is to be used in any job. A J card will determine if any of these routines are needed and if so will start the scan for K cards which in turn control selection of the proper routine.
- Cards with an L in column 1 (L-cards) are used to pass information from RPG II compile time core to a subroutine or vice versa. They are executed only if the deck in which they appear has been selected for use with the current program.

Control card identification characters must be defined for assembly at X'0000' and are placed in column 1 of control cards. The only allowable characters are J, K, L, and blank. There should be one non-blank control card identifier character for each block of code for a control card. The blank is used as a delimiter between control card strings.

LDG identifies the control cards and assigns one control card identification character to each one. The control card strings are merged with the text cards for the routine functional code in the following manner. The first control card string is merged in front of the text, and one additional control card string is merged into the text cards where there is a break in the text caused by a DS or an ORG which changes the location counter.

Each control card must contain executable code. Control cards are coded in the order needed for the purposes described above. Each must begin at X'0017'; therefore, an ORG to 23 or X'0017' must precede the code for each card.

Your control cards must contain instructions for calculating the address at which your subroutine will be loaded. To calculate the true entry address, use the current relocation factor described here.

Label	Address	Function
RELOCF	X'030C' to X'030D'	Contains the current relocation factor. Is modified when the end card of the selected deck is encountered or J1EAA1 is entered.

See Figure 29, Part 1, found at the end of this section, for an example of the use of the current relocation factor.

The following paragraphs describe several compiler resident routines which can be used by programmer coded control cards.

J-Card Scan Routine reads the library deck until a J-card is encountered. The routine has three entry points.

Label	Address	Function
J3EAA1	X'031A'	Scans for J-card. When one is found, control is passed to that card. All other cards are ignored.
J2EAA1	Xʻ3014'	Clears X'00E0' to X'00FF' and X'007C' to X'007F' to hex zeroes then scans for J-card as J3EAA1.
J1EAA1	X'030E'	Resets the relocation factor to the next object address and performs as J2EAA1.

K-Card Scan Routine has one entry point.

Label	Entry Point	Function
K1EAB1	X'0320'	Scans for K-card. When one is found, control is passed to that card. All other cards except J- cards are ignored. If a J-card is found, a halt '40' is executed.

Relocate Deck Routine has one entry point.

Entry Point

Function

Label

Text Handling Routine builds up full text card in storage and, when a card is full, punches that card. The area from X'0080' to X'00DF' is the location of the punch buffer and this must be considered when using this area of core.

DIEACI	Vionacy	X • . • . · . · . · . · . · . · . · . · .	and this must	be considered w	hen using this area of core.
R1EAC1	X'032C'	Initiates or continues relocation of the current deck. Will recognize and	Label	Entry Point	Function
		execute L-cards and re- organize and print Q-cards. Exits to J1EAA1 when	BKEAH1	X'0350'	Forces any partial text card to be punched.
Sagn File Den	nintion Course	end card is encountered.	STXLA1	X'035C'	Accepts a string of text to be added to the current text immediately following the last text passed. Re-
points. This r pressions. It r register 2. If t	outine steps thro eturns a pointer the condition coo	sions Routine has two entry ugh the file description com- to the next compression in le is high, the pointer is licates the pointer is invalid.			quires a 1-byte parameter following the branch. Parameter contains a displacement relative to register 1 to the length byte of the text being
Label	Entry Point	Function			passed. The text string should be preceded by
F1EAE1	X'0338'	Initializes pointer to first file description compres- sion and sets condition code.			this length byte which contains the length of text.
F2EAE1	X'033E'	Points register 2 to the next compression and	Wait On Punch	n Busy Routine:	
		sets the condition code. (Register 2 need not be	Label	Entry Point	Function
		pointing to the last compression.)	WTPUN1	X'0362'	Returns when the previous punch operation has been successfully completed and the buffer is not busy.

Scan Extension Compressions Routine has two entry points and steps through the extension compressions and returns a pointer to the next compression in register 2. A high condition code indicates a valid pointer. Any other condition code indicates an invalid (undefined) pointer.

Label	Entry Point	Function	1
E1EAF1	X'0344'	Initializes pointer to first extension compression and sets condition code.	1 1 1
E2EAF1	X'034A'	Points register 2 to the next compression and sets condition code. (Register 2 need not point to last compression.)	

Title of Subroutine

The title of the routine must be a defined constant to be loaded starting at X'0000'. It must be equal to or less than 80 characters in length. This title is printed on the RPG II compiler listing with the address of the entry point of the routine if it is selected at compile time.

Routine Functional Code

This code must be assembled starting at X'0000'. The code must contain a break in continuity (a DS or an ORG which changes the location counter value) where control cards are to be inserted.

Assembling the Subroutine

The assembler subroutine is assembled by the Model 10 disk system basic assembler. The OCL considerations for assembly are discussed in *Section II: Programmer's Guide* under the headings *OPTIONS Statement* and *OCL Statements For Assembler.*

An OPTIONS card must be used to successfully assemble the subroutine.

Running the LDG Program

The following paragraphs describe a special parameter card that must be used with the assembler deck, the OCL required to load the LDG program, and error conditions that may result.

Library Deck Generator Parameter Card (***)

A parameter card must precede the assembler generated object deck to provide the LDG program with information regarding output. Entries for the parameter card are as follows:

Columns	Entry	Explanation
1-3	* * *	Three asterisks identify a parameter card.
4-9	SUBRxx	These characters identify the subroutine. Substitute any two characters for $xx - the$ second may be blank, but the first must not. Note that the LDG program will not diagnose an error in these columns.
10	, (comma)	Required.
11	S	Standard control cards will be provided by the LDG program for the subroutine identified by the characters found in columns 8-9 of this parameter card. The title, also extracted from this parameter card, will be assigned to the subroutine. The entry point of the routine must be the first byte of the routine. GEB will be forced as module identifier.
	Ν	Non-standard control cards will be supplied by the user as will identification characters and title. (The format of this material may be found in Figure 29.) If N is specified, the title specified in this parameter card is ignored. Thus, if N is used, columns 21-96 may be left blank.
12	, (comma)	Required.
13	D	Default values for component version, modification level, and indication of complete or partial deck replacement for header card are provided by the LDG program.
	G	Default values are not assumed. The user must provide them in columns 15-19.
14	, (comma)	Required if column 11 contains an S or column 13 a G.
15-16	VV	Two numbers indicating the component version.
17-18	MM	Two numbers indicating modification level.
19	0 (zero)	Partial deck replacement for header card.
	1	Complete deck replacement for header card.
20	, (comma)	Required only if column 13 contains a G and column 11 an S.
21-96	Subroutine title	If column 11 contains an N, the title is not required. If column 13 contains a D, the title of the subroutine must begin in column 15.

Examples:

TATEME 37 38 3
37 38 3
$\downarrow \downarrow$
\rightarrow

User will supply all control cards, identifying characters, and title for subroutine 'Ab'.

P	ROC	58/	W.																																			
PI	ROC	GR/	M	AE F	1																																	
																																			5	STA	TEM	E
	N	lan	ie					Ope	rat	ion	12		14	16	16	17	18	19	20	21	0	per 23	and 24	25	26	27	28	29	30	31	32	33	34	35	36	37 :	38 :	39
e li	2	×	ŝ	ບໍ່	ß	R	B	B	,	S	14	G	,	ø	2	ø	ø	1	,	S	P	E	С	1	A	L		R	0	U	Т	1	N	E		B	B	
Ŧ	f	1	1			ľ	-	-	1	~	1		1						1													-						
1						-						-						+									-		-	-		-						_

Library Deck Generator will supply standard control cards which will be used for selection of subroutine BB. The title will be printed on the 4th tier of the cards and on the compiler listing. The values given in columns 15-19 will be used on the header card. The component version (02) will go in columns 59-60 of the header card, the modification level (00) will go in columns 31-32, and deck replacement indicator (1) will be placed in column 85.

Loading the LDG Program

P	RO	GRA	٩М																																			
P	ROR	38/	MM	£R																																		
-				-										_																					:	STA	TEN	AEN
		Varr		5	6	7	8	Ope	rat	ion	12		14	16	16	17	18	19	20	21	0 22	per 23	and 24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39
/	2	3	Ť.	à,	ĉ	1	D	P	1	AI	F	C	P		m	Ĥ		Π					Τ															
1	4	-		2	A	2	r	4	A	NS	1	D	2	-	P	1	-				-	-				-						-			-		1	
	/			1	A	V		Ð	H	Э	L.	V	0	1	n	1	-		-	-			-		-			-		-			-	-			-	-
1	/		KI	ر	N			-	-	0		-		. 4	-	_	-	-	-	-	A	-	-	1	-	-		-					-	-	-		-	-
t	×	ř.	S	U	B	K			1	P	A	K	A	M	E	1	t	R		C	A	K	υ	1			-	-	-		-		-		-		-	-
					5																		_	_				-				-				\vdash		-
					5									-														-		-	L.	_	-					
					1																												ļ		-			-
			A	5	S	E	M	P	L	E	R		0	B	U	E	C	Т		P	2	0	G	R	Д	M												
					(×		T							Γ																					L
					2	t	t			T	1	1	T	1			1											ŀ										
7	×				1		1	1	t	t	t	1	1	T	T	T	1	1										Γ										
	~	-				-	+	\vdash	+	+	t	t	t	1	t	t	1	1	-	1	-			T	T		1				Γ		Γ	Γ	Γ			
	-	-		-	-	+	+	+	+	┝	+	+	+	-	-	+	1	+	-	-	-	-	-	t	1	t	1	1	1	-	t	1	T	t	t	t		T
	-	-				-	-	+	┝	+	+	╞	+-	-	┝	+	+	+	-	-	-	-	-	-	+-	1-	+	+	+	-	1	+	+	t	t	t	-	t
		-				-	-	-	+	+	+-	╞	┝	-	+	╀	+	+-	\vdash	+-	-		-	+	+	+	╞	+	┢	┢	t	ł	t	┢	┢	+	-	t
							1	Ļ	1.	-	+	1	+	-	+	+	+	+	-	-	-		-	+	-	+-	+	+	╞	-	+	+	+	╞	+-	+	\vdash	┝
						L		1	1		1	1	1	Ļ	1		1	1	1	1	-	-	-	-	1	-	-	1.	1	-	+	+-	+	+	+-	-	-	+
								1				L	L	1		1	1		1	L	1	_		1	1	1	1	-	1	-	+	1	-	+	+	-	-	+
Per-4					1	T	Ι	T	Т	T	Т	1			Ł				-					1	1								1					

Error Conditions

Several errors are considered to be terminal. If terminal errors occur, the card image is printed, the error message is printed, the deck is run through to the '/*' card, and a C halt is displayed. When this halt is reset, processing is discontinued by the end-of-job routine.

If the error is not terminal, the card image is printed, an error message is printed, and a C halt is displayed. The program is restartable, however, and processing will continue.

Following is a list of error messages generated by this phase. An asterisk (*) preceding the number indicates which are warning errors.

- 1. Number of control cards generated incorrect.
- 2. Length of control card text, too great for one card.
- 3. Card sequence incorrect.
- 4. Title too long or the first text is contiguous.
- *5. First control card character may not be blank.
- 6. Not enough breaks for control strings.
- *7. More breaks than control strings.
- *8. Last text not at highest address expected.
- 9. Improper card in deck.
- 10. End card out of sequence.
- 11. Invalid control card identification.
- 12. First object card must be an ESL card.
- 13. Insufficient core for control card storage.
- 14. Invalid entries on *** control card.
- *15. /* card or *** card out of sequence.
- *16. GEB not used as module identifier.
- 17. *** card required before object deck.
- 18. Too many control card identifiers specified or invalid sequence.

Appendix D. Assembler Language Subroutine to RPG II Linkage 81

Output of the LDG Program

OOGEB ANY TITLE DESIRED MAY BE USED

The header card in stacker 2 should be placed in front of the remainder of the output deck in stacker 3. Insert the subroutine deck in the RPG II Compiler deck using the Program Maintenance Program. The subroutine deck must have GEB in columns 91-93.

Example

Figure 29 is an example of a SPECIAL subroutine. This sample program can be used as a base for any SPECIAL or EXIT subroutine. The only changes required are modifying the subroutine identification characters, entry point, label, and routine title. Areas of change are outlined in the sample listing. Control cards are created for you.

ERR LOC OBJECT CODE	ADDR STMT SOURCE STA	TEMENT		
ERR LOC OBJECT CODE	2 * ******** 3 * 4 * THIS 5 * 6 * DEVIC 7 * 8 * NEED 9 * 10 * START 11 * 12 * REQUI 13 * 14 * THESE 15 * 16 * SUBRO 17 *	IS A SAMPLE CODING F E REFERENCED IN AN R TO BE MODIFIED FOR A ING WITH THE CHARACT RED BY THE LIBRARY D CONTROL CARDS MAY B UTINE.	PG PROGRAM. ALL LABELS WHICH WILL PARTICULAR PROGRAM HAVE LABELS ER '#'. THIS DECK IS IN THE FORMAT	 00020000 00030000 0004000 00050000 00070000 00080000 00100000 00110000 00130000 00150000 00160000 00160000 00150000 00180000 00180000
0000	21 * 22 * STA 23 * 25 * 26 * ******** 28 START STA 0001 29 XR1 EQU 0002 30 XR2 EQU	NDARD LABELS AND LAB SELECT ROUTINE AND R ************************************	ELS USED TO LINK TO THE LIBRARY PG COMPILER COMMUNICATIONS AREA PROGRAM SHOULD BE STARTED AT O STANDARD LABEL FOR INDEX REGISTER 1 STANDARD LABEL FOR INDEX REGISTER 2	* 00210000 * 00220000 * 00240000 * 00250000 * 00250000 * 00250000 00280000 00280000 00300000
	0008 31 ARR EQU 0300 33 RELOCF EQU 0300 34 JIEAAL EQU 35 * 031A 36 J3EAAL EQU 37 * 032C 38 RIEACL EQU 39 * 0338 40 FIEAEL EQU 41 * 033E 42 F2EAEL EQU 43 * 44 * 45 * 46 *	START+X+030D+ START+X+030E+ START+X+031A+ START+X+032C+ START+X+0338+	ADDRESS RECALL RE RELOCATION FACTOR FOR CURRENT DECK ENTRY POINT TO RESET RELOCATION FACTOR AND SCAN TO NEXT 'J' CARD ENTRY TO SCAN TO NEXT 'J' CARD ENTRY POINT TO INITIATE OR CONTINUE RELOCATION OF THIS DECK ENTRY POINT TO INITIATE THE SCAN OF THE FILE DESCRIPTION COMPRESSIONS ENTRY POINT TO CONTINUE FILE DISC. COMP. SCAN BOTH OF THE PREVIOUS ENTRIES RETURN A POINTER IN XR2 AND A CONDITION CODE 'HIGH' IF THAT POINTER IS VALID	00330000 00340000 00350000
	028C 49 COMMON EQU 50 * 02E6 51 ENDCOR EQU 52 * 02EA 53 ENDST EQU 54 *	COMMON+90	START OF THE RGG COMPILER COMMUNICATIONS AREA HOLDS LAST ADDRESS IN MEMORY -FIRST BYTE USED FOR SYMBOL TABLE - HOLDS LAST ADDRESS USED FOR SYMBOL TABLE.	00490000 00500000 00510000 00520000 00530000 00540000

Figure 29 (Part 1 of 4). Sample Coding for SPECIAL Device

82

ERR LOC OBJECT CODE	ADDR S	THT SOURCE STATE	ENT		
		57 *	****	•	00560000 00570000 00580000
		59 *	LLOWING IS A SKELETON FOR A FILE RESSION	E DESCRIPTION *	00590000 00600000
			**************************************	*	00610000 00620000
0000 0001 0003 0005 0007 0009 000A 000B 000B 000F 000F 0010 0011	0000 0002 0004 0006 0008 0009 000A 000C 000E 000E 000F 0010 0011	64 FCFG DS 65 DS 66 DS 67 DS 68 FCENT ² DS 69 DS 70 DS 71 FCIDNT DS 72 DS 73 FCDVA DS 74 DS 75 DS	CL1 FLAG BYTE F CL2 OUTPUT BUFF CL2 INPUT BUFF CL2 PRINT BUFF CL2 PRINT BUFF CL2 IOCS ENTRY CL1 FLAG BYTE CL1 FLAG BYTE CL2 HOLDS IDENT CL2 EXTERNAL IN	EOR COMP. ALWAYS X'FF' FER ADDRESS FER ADDRESS POINT ADDRESS T FOR SPECIAL ROUTINE NDICATOR ASSIGNMENT E B'OXXXIDIO' FOR SPECIAL ACTOR	00640000 00650000 00660000 00680000 00690000 00710000 00710000 00720000 00730000 00730000 00750000
			*******	*****	00770000
		78 *	DLLOWING IS A SKELETON FOR A SYME	•	00780000 00790000
			****	*	00800000 00810000
0012	0012	83 STLEN DS	CL1 LENGTH FOR	FIELD ENTRY	00830000 00840000
0013 0014	0013 0015	84 STFLAG DS 85 STIDNT DS	CL2 IDENT FOR	SPECIAL NEEDS B' SPECIAL C'##' HOLDS ENTRY TER SELECTION	00850000
		86 *	FOINT AF		
		89 * 90 * THE F	DLLOWING DC CONTAINS THE ID'S FO	R THE CONTROL CARDS *	00880000 00990000 00910000 00910000 00920000
		94 ORG	0		00940000
0000 0000 D1D1D1	0002	95 DC 96 *	CL3'JJJ' THREE CONT 'J' AND IN	ROL CARDS ALL WITH IDENT ISERTED IN FRONT OF THE	00950000 00960000 00970000
		97 * 99 * ********	DECK ***********	*****	
		100 * 101 * THIS	CONTROL CARD SCANS THE 'F' COMPR	•	01010000 01020000
			IF FOUND IT SETS THE FLAG BYTE	AT X*0078* TO X*FF*. *	01030000 01040000
		104 * 105 * IF 6 106 *	ITHER FOUND OR NOT FOUND IT STAR	*	01060000
		107 * CON	ROL CARD.	*	01080000
		109 * *********	******************************		••••
0017	007B	111 ORG 112 FLG EQU 113 * 114 * 115 *	START+X*7B* AREA US TH RC	JIRED FOR EACH CONTROL CARD A FROM X'7B' TO X'FF' IS SABLE FOR WORKING STORAGE HIS BYTE USED TO FLAG IF DUTINE IS REFERENCED ON 'F'	01110000 01120000 01130000 01140000 01150000 01160000
0017 7C 00 7B	0000	116 * 117 USIN 118 MVI	START.XR1 VAL	PECIFICATIONS ID AT ENTRY TO ANY CTL. CARD FIALIZE FLAG FOR NOT USED	01170000 01180000
001A 4E 01 43 030D		119 * 120 ALC	ON #ENTRY(2,XR1),RELOCF CALC	N FILE DESCRIPTION SPECS. CULATE TRUE ENTRY ADDRESS TIATE SCAN OF "F" COMPS.	01190000 01200000 01210000
001F C0 87 0338	0000			ID UPON RETURN FROM FIEAE1	01220000 01230000
0023 6D 01 45 0C 0027 88 0A 0F 002A 89 85 0F		123 SPCA1 CLC 124 TBN 125 TBF	FCDVA(,XR2),B*00001010* AM	ND IS DEVICE CODE THAT FOR SPECIAL	01240000 01250000
0020 F2 96 07		126 JC	SPCA2,X'96' IF	THIS IS NOT THE RIGHT COMP,	JUMP 01260000 01280000
0030 7C FF 7B		128 MVI 129 *	FI	FLAG TO INDICATE USED ON ILE DESCRIPTION SPECS.	01290000 01300000
0033 9C 01 08 43		130 MVC 131 * 132 SPCA2 B	FCENT@(2,XR2),#ENTRY(,XR1) MOVE F2EAE1 ELSE	FILE DESCRIPTION COMP. E SCAN TO NEXT COMP	01310000 01320000
0037 C0 87 033E 0038 D0 84 23 003E C0 87 031A		133 BH 134 B 135 *	SPCA1(,XR1) IF (J3EAA1 GET T)	POINTER STILL OK LOOP NEXT 'J' CARD HIS ENTRY WILL NOT CLEAR THE YTE AT FLG.	01330000 01340000 01350000 01360000
		136 *	U		
0042 0000 0044 7878	0043 0045		AL2(SUBR##) ENTI CL2*##* TWO	RY POINT ADDR. TO BE RELOCA CHARACTER IDENT FOR ROUTIN	T 01380000 E 01390000
	0002	141 DROP	XR2 Identify your subroutine replacing these # signs v identifying characters.		01410000

Figure 29 (Part 2 of 4). Sample Coding for SPECIAL Device

*

.....

Appendix D. Assembler Language Subroutine to RPG II Linkage 83

R LOC OBJECT CODE	ADDR	STMT	SOURCE	STATE	MENT			
				*****	*****	*******	*	01430000
		144 145		THE	CONTROL CAOD DETERMINES THE		*	01440000
		145		1113	CONTROL CARD DETERMINES THE	ENU AUDRESS TU BE USED	*	01450000 01460000
		147	*	IN TH	E SEARCH OF THE SYMBOL TABL	E DONE BY THE NEXT CONTROL	*	01470000
		148 149		CARD.			*	01480000
		150		CARD.			*	01490000 01500000
		151	* ****	*****	********	*****	*	01510000
	007D	153 154 155 156 157 158 159	* * *	EQU	START+X'7D'	THIS TWO BYTE AREA WILL HOLD THE ADDRESS TO CONTROL THE SYMBOL TABLE SCAN. IT WILL BE THE ADDRESS OF THE END OF THE SYMBOL TABLE OR THE FIRST TABLE ADDRESS TABLE POINTER WHICH EVER IS HIGHEST		01530000 01540000 01550000 01560000 01570000 01590000
0017		161		ORG	X*0017*			01610000
0017 4C 01 7D 02EA		162		MVC	ENDa(2, XR1), ENDST	INITIALIZE END ADDRESS TO END)	01620000
001C C2 02 FFFC		163 164		LA	X*FFFC*+XR2	OF SYMBOL TABLE INITIALIZE XR2 TO NEGATIVE 4		01630000
0020 36 02 02E6		165		A	ENDCOR, XR2	POINT XR2 TO FIRST ENTRY IN		01640000 01650000
		166	*			SYMBOL TABLE		01660000
0024 89 18 02	0011	167 168		USING	STLEN-1,XR2 STFLAG(,XR2),X'18'	TEST IF ENTRY FOR TABLE OR		01670000 01680000
		169	*	101	SHEROLIKALIJA LU	ARRAY		01690000
0027 F2 10 04		170		JT	SPCBO	IF NEITHER> JUMP		01700000
002A 6C 01 7D 04 002E CO 87 031A		171	SPCBO	MVC B	ENDa(2,XR1),STIDNT(,XR2) J3EAA1	ELSE RESET THE END ADDRESS GO GET NEXT CARD		01710000 01720000
COLL OF OF OFIN	0002	173	57 68 6	DROP	XR2	GO GET NEXT CARD		01720000
				*****	*******	******	*	01750000
		176		THIS	CONTROL CARD CHECKS THE SYM	BOL TABLE FOR REFERENCES FROM	*	01760000
		177 178		CALCH	ATTONS. TE REFERENCED THERE	E OR ON 'F' SPECS RELOCATION	*	01770000
		179		CALCO	LATIONS. IF REPERENCED THER	E OR ON TE SPECS RELOCATION	*	01790000
		180		OF TH	E DECK IS INITIATED		*	01800000
		181 182		*****	*******	**********	*	01810000 01820000
0017 0017 4E 01 51 030D 001C 4C 01 30 02E6 0021 5E 01 30 55 0025 4D 01 30 02EA 0020 C2 02 0000 0031 9D 01 04 53 0035 B8 E0 02 0038 9C 01 04 51 003F BA 01 02 0042 F2 87 07 0045 7D FF 7B 0048 C0 01 030E 004C C0 87 032C	0011	188 189 190 191 192 193 194 195 196 197 198 199 200	SPC 83	CLC JL LA USING CLC TBN BC MVC SBN J CLI BNE	X'0017' #ENT(2,XR1),RELOCF SPCB2+3(2,XR1),ENDCOR SPCB2+3(2,XR1),STSTEP(,XR1) SPCB2+3(2,XR1),ENDST SPCB3 *-*,XR2 STLEN-1,XR2 STLEN-1,XR2 STLONT(2,XR2),#IDN(,XR1) STFLAG(,XR2),B'1L100000' SPCB1(,XR1),X'90' STIDNT(2,XR2),#ENT(,XR1) STFLAG(,XR2),B'00000001' SPCB4 FLG(,XR1),X'FF' J1EAA1 RLEAC1	START OF CONTROL CARD TEXT CALCULATE ENTRY ADDRESS INITIALZE LA BELOW STEP BACK TO NEXT ENTRY CHECK FOR END OF SYMBOL TABLE IF BEYOND END> JUMP POINT TO ENTRY IS THE IDENT CORRECT AND THE ENTRY FOR AN EXIT LABEL IF NOT CORRECT ENTRY> LOOP ELSE MOVE IN ENTRY POINT SET FLAG FOR ROUTINE FOUND START RELOCATION OF ROUTINE WAS ROUTINE REFERENCED FROM FILE DESCRIPTION SPECS. 7 NO - UNSED SCAN TO NEXT DECK YES - USED AS SPECIAL RELOCAT		01840000 01850000 01870000 01870000 01890000 01900000 01920000 01920000 01930000 01950000 01950000 01970000 01970000 01970000 01990000 02000000 02010000
0050 0000 0052 7878	0051 0053	204	#ENT #IDN	DC DC	AL2(SUBR##) CL2'##	ENTRY POINT FOR RELOCATING IDENTIFICATION		02030000 02040000
0054 FFFC	0055	206 207	STSTEP *	DC	112'-4'	NEGATIVE LENGTH OF SYMBOL TABLE ENTRY		02060000 02070000
					Replace these # the characters ide your subroutine.	-		

.....

Figure 29 (Part 3 of 4). Sample Coding for SPECIAL Device

84



Figure 29 (Part 4 of 4). Sample Coding for SPECIAL Device

Appendix E: Assembler Language Subroutine To COBOL or FORTRAN Linkage

This section describes standard linkage conventions for use between modules produced by the System/3 language translators: COBOL, FORTRAN, and Basic Assembler. Programmers using standard linkage conventions are able to code routines in the language most appropriate to the function being performed, with the assurance that effective and permanent communication has been established. Figure 30 illustrates the standard described on the following pages.

* * SAMPLE SYSTEM/3 LINKAGE -- MODULE A CALLS MODULE B EXTRN MODB @XR1 EQU X'01' EQU X'02' @XR2 MODA START X'0000' * * INITIALIZE XR1 AND XR2 TO TEST SAVING * L XR1,@XR1 \mathbf{L} XR2,@XR2 В MODB CALL MODULE B DC AL2(PLIST) X'6F',X'6F' HPLHALT 00 AFTER RETURN * * PARAMETER LIST * PLIST EQU DC AL2 (SAVA) ADDRESS OF SAVE AREA DC AL2 (PARM1) ADDRESS OF FIRST PARAMETER DC AL2 (PARM2) ADDRESS OF SECOND PARAMETER DC XL1'00" * * PARAMETERS PARML EQU EQU * DC CL5'FIRST' PARM2 EQU * DC CL6'SECOND' SAVE AREA SAVA DC XLl'B0' INDICATOR BYTE -- ASSEMBLER MAIN DC CL6'MODE' MODULE NAME * XR1 DC CL2'R1' XR2 DC CL2'R2' END MODA

Figure 30 (Part 1 of 2). Illustration of Standard Linkages

* SAMPLE SYSTEM/3 LINKAGE -- MODULE A CALLS MODULE B * * X'01' @XRl EQU X'02' EQU @XR2 X'08' EQU @ARR X'10' EQU @IAR * ENTRY MODB * START X'0000' MODB * SAVE CONTENTS OF XR1 SAVAR1,@XR1 STXR1 WILL BE BASE FOR SAVE AREA SAVA,@XR1 LA USING SAVA, @XR1 SAVE CONTENTS OF XR2 SAVAR2(,@XR1),@XR2 ST SAVE CONTENTS OF ARR SAVART(,@XR1),@ARR STXR2 POINTS TO ADDRESS OF PARM SAVART(,@XR1),@XR2 L LIST XR2 POINTS TO PARAMETER LIST 1(,@XR2),@XR2 L SAVART(,@XR1),TWO(,@XR1) SET RETURN POINT 2 PAST ARR. ALC BODY OF ROUTINE * * RESTORE XR2 SAVAR2(,@XR1),@XR2 L RESTORE XR1 SAVAR1(,@XR1),@XR1 L RETURN \mathbf{L} SAVART,@IAR * SAVE AREA * * INDICATOR BYTE -- ASSEMBLER LANG XL1'30' DC SAVA MODULE NAME CL6'MODB' DC CONTENTS OF XR1 ON ENTRY TO THIS XL2'00' DC SAVAR1 MODULE * CONTENTS OF XR2 ON ENTRY TO THIS XL2'00' SAVAR2 DC MODULE RETURN POINT SAVART DC AL2(00) * IL2'2' TWO DC * END

Figure 30 (Part 2 of 2). Illustration of Standard Linkages

STANDARDS

In order to be standard, linkage must be accomplished as follows:

1. Each module must have a save area (Figure 31).

Byte	Bit	Description	Program
0	0	0=Not a main program 1=Main program	Subroutine Main program
	1-3	000=FORTRAN 001=COBOL 011=Basic Assembler	Subroutine Main program
	4-7	Reserved	
1-6		EBCDIC name, left justified	Subroutine Main program
7-8		Value of index register 1 (XR1) at entry	Subroutine
9-A		Value of index register 2 XR2) at entry	Subroutine
B-C		Return point in calling program	Subroutine
1	Main pro control.	ogram refers to the program	with the highest

Figure 31. Save Area

2. Each module that calls another module must have one or more *parameter lists* (Figure 32).

Byte	Description
0-1	Address of save area in this program
2-3	Address of first parameter
(2N)-(2N+1)	Address of Nth parameter
(2N+2)	XL1'00' to indicate end of parameter list
indicator (XL1 no parameters three bytes in I	t two bytes as well as the end-of-parameter-list '00') must be present in all parameter lists. If are to be passed, the parameter list will be only length. In this case, byte 3 will be 0 and the will indicate a parameter list length of 2.

Note: Addresses in parameter lists refer to the first byte (byte with the lowest address) of the item.

Figure 32. Parameter List

3. When control reaches a program entry point, the address recall register (ARR) must point to a 2-byte field containing the address of the first byte of the parameter list.

The Basic Assembler language code to call a COBOL or FORTRAN subroutine would normally be as follows:

	EXTRN	SUBR
	В	SUBR
	DC	AL2(PARAMS)
RETNPT	EQU	*

Note that the pointer to the parameter list points to the left byte of the save area address.

- 4. Normal return is accomplished by placing in the instruction address register (IAR) a value that is two larger than the contents of the ARR when the program was entered.
- 5. Index registers 1 and 2 (XR1 and XR2) must be saved upon entry in the called program's save area, and restored at exit.
- 6. The address recall register need not be restored, but the return address must be determined and placed in the called program's save area.

Appendix F: Basic Assembler Sample Programs

Along with the Basic Assembler, you will receive a sample program. By executing the sample program you can verify that the Basic Assembler is operational.

MODEL 10 AND MODEL 12 SAMPLE PROGRAM

This section describes the sample program and explains the operating procedures necessary for executing it. General operating procedures for the Basic Assembler are found in the *IBM System/3 Model 10 Disk System Operator's Guide*, GC21-7508, *IBM System/3 Model 12 Operator's Guide*, GC21-5144, and in Part II of this manual.

Program Description

The sample program is called Prime Number Test Program. The program reads a number from the console display data switches, tests to see if it is a prime number, and indicates the results of the test on the message display unit. If the number zero is tested, the program is terminated.

Three halt codes are used in this program to request input and indicate whether the number is prime. They are:

Halt Code	Meaning
EN	Enter a number to be tested.
IP	The number tested is prime.
NP	The number tested is not prime.

Figure 33 shows the OCL that assembles, link edits, and executes the sample program. Figure 34 shows the sample program statements.

IBM System/3	Basic	Assembler	Coding	Form

TBM	IBM System/3 Basic Assemble	r Coding Form							
PROGRAM		PUNCHING	GRAPHIC					PALE	-14
PROGRAMMER	UATE	INSTRUCTIONS	PUNCH					CARDILLETRE	NUMBER
STATEMENT									nembrah
Name Operation Operation 1 2 3 4 5 6 7 8 9 10 11 17 13 14 15 15 17 18 19 70 21 27 73 24 75 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40	41 42 43 44 45 46 47 48 49 50 51	52 53 54 55 56 5	Remarks 58 59 60 61 62 63	54 65 66 67 6	ia 69.70.71.22	73 74 75	76 77 78 Mil	0.83.87.81.84.85	a. 87 08 89 90 91 97 9
// NOHALT		i							
D D	····		┝┝┝┝						
// LOAD \$ASSEM, FI			↓↓↓ ↓↓			_	4444		
11 FULF WANT PROPERTY ALL CHARTER OF						-+++	++++	++++++	
// FILE NAME-\$SOURCE, RETAIN-S, UNIT-RZ, PA	CK-KZKZKZ,T	RACKS-	5				++++		
// FILE NAME-\$WORK, RETAIN-S, UMIT-F2, PACK	- 525252 TPA	CK 5- 2	┥┥┫┝	-+++	+	-+++	++++	+++++++++++++++++++++++++++++++++++++++	
	FFFFFFF			-++++	+++++	• • • • •	+ + + +	+ + + + +	
// FILE NAME-\$WORK2, RETAIN-S, UNIT-FL, PAC	K-FIF1F1, TR	ACKS-5			++++	+ +-+	++++		
a a	A		┝╋╋┾╹				1111		+ + + + + + +
COMPILE SOURCE-SASSPL, UNIT-RL, OBJECT-	RL				++++		111	+ + + + + +	
							1		
		1							
0					-				
// LOAD \$OLINK, F1							111		
		<u> </u>				_	++++		
// FILE NAME-SSOURCE, RETAIN-S, UNIT-R2, PA	CK-R2R2R2, T	RACKS -	10		++++		++++	+++++	
// FILE NAME-\$WORK, RETAIN-S, UNIT-FZ, PACK				+-+-+	$\left\{ \left \left \right\rangle \right\rangle \right\}$				
	-F2F2F2,1KA	CIN2-10		-++++	++++	-+++	++++	+++++	
	<u>╶</u>			++++	+++++		~		+++++++++++++++++++++++++++++++++++++++
	┝┼┼┼╉┼┊┼┼┨┤				┿╋┿╋	+++	++++	* * * * * *	+++++++++++++++++++++++++++++++++++++++
$\left[\begin{array}{c} 1 \end{array} \right] \left[\begin{array}{c} 1 \end{array} \left] \left[\begin{array}{c} 1 \end{array} \right] \left[\end{array} \right] \left[\begin{array}{c} 1 \end{array} \left] \left[\begin{array}{c} 1 \end{array} \right] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \right] \left[\end{array} \left] \left[\end{array} \left[\end{array}$				-++++	┽╊┾┽┽	-+++	<u>+++</u>	++++++	
╊╋╪╪┼┼┼┼┟╎╎╎╎╎╎╎╎╎╎╎╎			******		┽┠┼┝┼	- -++			
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40	41 42 40 44 45 46 47 48 49 50 51	52 53 54 55 56 57	58 59 60 61 62 63	64 65 66 67 6	69 70 71 72	73 74 75 /	6 77 78 79 80	J 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	16 87 88 89 90 11 12 91

IBM System/3 Basic Assembler Coding Form

PRC	GRA	M						an PLACE																																													Τ	PU	NCH	une	3		Τ	ĠR	AP	ніс			Τ			Τ		Τ			Т		7	Г
PRC	GRA	MM	ER																																						Τ	DA	TE											IN:	STR	UCI	101	4S	Γ	PL,	JNC	н			T			Τ		Τ			Т			
																																								IEN																																-	-			
1 2	Nam 3		5 1	3 7	, 8	Og g	era 10	tio	n 1 1	2	13	14	15	16	5 T	7 1:	8 1	9 2) 2	1 2	Op 2 2	era 3 1	nd 24	25	26	27	28	3 2	9 3	30 :	31	32	33	34	1 3	5 3	53	7 3	8 3	39 4	10	11	42	43	3 4	4 4	5 4	16 4	47	48	49 !	50	51	52 1	53 5	54 !	55 :	56 5	i7 E	58	Re 59	mar 60	ks 61	62	63	64	65	5 66	3 67	7 68	8 69	a 70	71	72	2 7	3
Τ		Τ	Τ	Τ	Τ							1						C	3	T	Τ		Τ				Τ	T	Τ	Τ				Γ	Τ	Τ	Τ	Τ	Τ	Τ				Γ	Τ	Τ	Τ	Τ	Τ	Ι	Τ				Τ	Τ	Τ		Т	Ι	Π		Τ		Π		Г	Τ	Γ	Т	Т	Г	Γ	Γ	Τ	Τ
11	1	٦ŀ	1 A	1º	SE		N	A	1	1	E		\$	A	19	39	5 F	20)	T	T	T	T				T	T	T					Γ	T	T	T	T		1					T	T	T	T			1			Ì		T	T								Π		T	T	T	T	T	T	T	T	T	T
																T	Τ	T		Τ	Τ	Τ	Ι				Τ	Τ	Τ	Τ					Τ	Τ	T		Τ	T					T	T								1		T	T								Π		Γ			T	T	Г		T	T	1
1/	() F	רי	1	C	N	S		٨	1	4	Ρ		χ	F	2 E	F	=	Τ		Τ						Ι		T						Ι	Τ				Τ					T	T								T		T		T							Π		Γ		Γ	T	T	Γ	Γ	Γ	T	1
										T					Γ	Τ	Τ	Τ	Τ	C	5	T	Τ				Τ	Τ	C	Ð					Τ	Τ	Τ	Τ	Τ	Τ					T	T	T	T						1		T		T	T	T					Π		Γ		Γ	T	T	Γ	Γ	Γ	T	-
1	1		10	L	L	L	E		٢	J	f	Μ	E	-		; F	15	; ?	- I	Ce F	8		1	N	I	T	-	. 1	2	1					Ι	T	T			T							T							i		T													T		T	T		T	T	
														L	Ĺ						Ľ	1																																i																	Γ	Γ	Γ		T	
'/	E	EN	I)				L				_		Ĺ	1	L		1		1		\downarrow																																1																					Γ	
	_	_	1		L	1	-		1	_			_	L							\downarrow	\downarrow																																i													L									
1	ł	ŧΑ	L	17	1	L	_		1	-		5		L	C	1	L	1	\perp	_	1	1	_					1	1	_		_	_	L			1	1	1	1								1						-	_																					
+	_	+	-	1	1	Ι,		1	1	1	_	_			-	1	-	\downarrow	+	1	1	1		_			L			_		_		L	L	\downarrow	1	1	\downarrow	1	_					1	-		_	_	_	_		į		1				1		_		_			L		1						L	
'/	L	- C) A	D	1_	\$	A	S	5 5	5	P	0	,	F	1		C	1	1	1	1	1	_						1					L	L	Ļ	Ļ	1	1	_	_				1							\perp		4		_	_	_	_	_							L								L	_
	_			1	1	-	_	-	1	1	_	_		-	Ļ	_	1	\downarrow	1	Ļ	1		4	_			L	1	1	_				L	L		1			\downarrow										_				1					_	_	_		_	_		_			1						L	
1/	1	RU	IN	1	-			-	\downarrow	4	_	_			L	L	1	+	+	+	1	1	+	_					4	\downarrow		_		L		\downarrow	+	1	_	+	4	_				1	4	_	-	_	_	1		+	_	1	_	-		1	_	_	_					-	L	1	L		-	1	L	_
+			-	1				-	+	+	+	-			L	-	+	+	+	Ļ	1	1	\downarrow	_	_		-	1	4	_	_	_		L	L		1	1	_	+	_	_		_	1		+	_	_	_	_	_	_	+	_	+	_	_	1	1	_	_							L	1					L	4
\downarrow	_	-	1	L	L	-	_		+	+	4	_		ļ	Ļ	1	1	1	+	1	+	4	1	_			L	1	1	+	_	_		L	L		1		1	4	\downarrow	_				L	1	_		_	_	_	_	i	-	1	+	_	1	-			_	_									L			_
1 1	1	1	1	1	1	1			ł	1	1	1			1	1	1	1	1	1	1	ł	I.	ł	1		1	ł	1	1	1	1		í.	1	1		1	1	I	1		1	1	1	I.	ł		1	1	1	1	1	1	1	1	I.	I	1	ł	1	- 1		1	ł	1	1	1	1	ł		1	ŧ.		1	

NOTES:

IBM

- Specifies the location of the assembler program. 1.
- Name of assembler sample program in the source library. 2.
- Specifies the source library with the sample program. 3.
- 4. Library in which the output assembler object (R) module is stored.
- 5. Name given to the output assembler object (O) program.
- 6. Module name and object program name (R).
- 7. Specifies the object (O) program, stored on the Overlay Linkage Editor program pack by default.

If the system configuration does not include drive 2, references in the OCL to F2 and R2 must be changed to specify devices available on the system.

Figure 33. Model 10 and Model 12 Sample Program OCL

SPR PRIME NUMBER TES		THT SOURCE	CTATEMENT	VER 13. MOD 00 01	/30/76 PAGE 2	
LOC OBJECT CODE	AUDK SI		STATCHCHT			o
		4 * PRIME	S PROGRAM RE NESS, AND IN	DS A NUMBER FROM THE CONS VICATES THE RESULTS ON THE	SOLE DISPLAY DATA SWITCHES, TESTS IT FOR E MESSAGE DISPLAY UNIT.	C O O
		5 * 6 * THE	RE ARE THREE	HALT CODES USED IN THIS A	PROGRAM:	Ċ
		7 *	HALT C	DE MEANING	E TESTED. IF NUMBER ENTERED IS ZERO THE	0
		8 * 9 *	EN	PROGRAM TERMINATES .	e fested. In Romber entered is zero the	0
		10 *	IP	NUMBER IS PRIME.		0
		11 *	ΝP	NUMBER IS NOT PRIME.	•	0
		12 *	CTADT O			ŏ
0000	0000	13 \$ASSPR 14	USING *.XRL		ESTABLISH BASE REGISTER	0
0000 CZ 01 0000	0000	15	LA *,XP1		LCAD BASE REGISTER	0
0004 F0 7C 2F			HPL X'2F',		'EN' HALT	0
0007 70 00 78		17		XR1),0	SENSE THE DATA SWITCHES TEST INDICATION TO QUIT	č
000A 50 01 78 70		18 19	CLC SENSE(2, XR1), ZERO(, XR1)	NUMBER TO TEST	0
000E F2 01 05 0011 C0 87 0004		20	8 4		CC TO END OF JOP	(
0015 84	0015	21	DC XL1*84			0
		22 *				
		23 *		E THE INPUT NUMBER 2,XR1),THREE(,XR1)	TEST FOR ONE, TWO AND THREE	Ċ
0016 50 01 78 76		24 PREPAR 25	JACH PRIMER	CANEL A THREE (ANEL)	CALL ONE, TWO AND THREE PRIME	(
001A F2 04 40 001D 78 01 78		26		XR1),X'01'	TEST FOR EVEN	9
0020 F2 90 40		27	JE NPRIME		EVEN, NCT PRIME	0
0023 5C 01 7F 74		28		2, XR1), TWO(, XR1)	DIVIDE INPUT BY TWC	č
0027 50 01 78 78		29		(2, XR1), SENSE(, XR1) (, XR1), 0	TO USE FOR END TESTING	Č
0028 7C 00 79 0028 5E 02 7B 78		30 31		(3,XR1),END#+1(,XR1)		(
0032 5F 02 78 78		32		(3, XR1), END#+1(, XR1)		
0036 SE 02 78 78		33		(3,XR1),END#+1(,XR1)		(
003A SE 02 78 78		34		(3, XR1), END#+1(, XR1)		i
003E 5E 02 7B 78		35 36		<pre>(3,XR1),END#+1(,XR1) (3,XR1),END#+1(,XR1)</pre>		(
0042 5E 02 7B 7B 0046 5E 02 7B 7B		37		(3, XR1), END#+1(, XR1)		
0040 51 62 10 10		38 *				
		39 *		EST LOOP	INCREMENT TEST	
004A 5E 01 7F 72		40 LCOPST		2,XR1),ONE(,XR1) 2,XR1),END#(,XR1)	TEST FOR COMPLETE	
004E 50 01 7F 7A		41 42	JH PRIME	Z + AP I / + ENUP (+ ARI /	CCMPLETE, CALL IT PRIME	
0052 F2 84 14 0055 5C 01 70 78		43		(2,XR1),SENSE(,XR1)	MAKE COPY AND	
0059 5F 01 7D 7F		44 SUBTR	SLC TEMPA	(2,XR1),TEST#(,XR1)	FIND REMAINDER By subtracting	
0050 00 84 59		45	BP SUBTRI		REMAINDER NOT ZERO	
0060 DO 01 4A		46 47 *	ENZ LCCPS	(,XP1)	CONTRACTOR CONTRACTOR	
		48 *	NUMBER	NOT PRIME		(
0063 FO 2F 3F		49 NPRIME			NOT PRIME (NP) HALT	
0066 00 87 04		50	B BEGIN	, XR1)	GC BACK TO BEGINING	
		51 *	NI HO F			
AA(A FA A3 35		52 * 53 PRIME#		IS PRIME X+03*	IS PRIME (IP) HALT	
0069 F0 03 3E 0060 D0 87 04		54 54	B BEGIN		GO BACK TO BEGINING	

Figure 34 (Part 1 of 2). Listing of Statements in Model 10 and Model 12 Basic Assembler Sample Program

OPTIONS NODECK THE LIST OF OPTICNS USED DURING THIS ASSEMBLY IS-- NODECK, LIST, XREF, REL, OBJ

\$ASSPR

SYMBOL SASSPR MODULE

TYPE

EXTERNAL SYMBOL LIST

0001

VER 13. MOD 00 01/30/76 PAGE 1

\$ASSPR PRIME NUMBER TEST	PROGRAM									
ERR LOC OBJECT CODE	ADDR STM	r SOURCE	STATE	EMENT	VER 13.	MOD 00	01/30/76	PAGE	3	
006F 0000	5	5 * 7 * 3 ZERO	DC	CATA AREA IL2º0º				BINARY	ZERO	0C57 0058 0059
0071 0001 0073 0002 0075 0003	0074 60	9 ONE D TWC L THREE	DC CC DC	XL 2*0001* BL2*00000010 AL2(3)	,				CNE TWO THREF	0C6C 0061 CC62
0077 0079	0078 61 007A 61	2 SENSE 3 END#	DS CS	CL2 CL2						0062
0078 007C 007E		+ 5 TEMPAR 5 TEST#	D S D S D S	CL1 CL2 CL2						0065 0066 0067
	0001 6 0000 68	7 XR1	EOL END	1 SASSPR				PASE R	ECISTER	0068 0065
TOTAL STATEMENTS IN ERROR	IN THIS	SSEMBLY	*	0						

\$ASSPR					CPC	SS REF	FRENCE								
SYMBOL	LEN	VALUE	DEFN	REFER	ENCES					VER	13. M	OD 00	01/30	/76 P	AGE 4
\$ ASSPR	001	0000	0013	0068											
BEGIN	003	0004	0016	0050	0054										
END#	002	0074	0063	C029*	0030*	0031	0031*	0032	0032*	0033	0033*	0034	0034*	0035	0035*
				0036	0036*	0037	CC37*	0041							
LOOPST	004	004A	0040	0046											
NPRIME	003	0063	CC49	0027											
ONE	002	0072	0059	0040											
PREPAR	004	0016	0024	0019											
PRIME#	003	0069	0053	0025	0042										
SENSE	002	0078	0062	0017*	0018	C024	0026	0029	0043						
SUB TR	004	0059	0044	0045											
TEMPAR	002	0070	0065	CO 43*	0044*										
TEST#	002	007F	0066	0028*	0040*	0041	0044								
THREE	002	0076	0061	C024											
TWO	002	0074	0060	0029											
XPI	001	0001	0067	0014	0015*	0017	0018	0018	0024	0024	0026	0028	0028	0029	0029
				0030	0031	0031	CC32	0032	0033	0033	0034	0034	0035	0035	0036
				0036	0037	CC37	CC40	0040	CC41	CC41	0043	0043	0044	0044	0045
				0046	0050	0054									
ZERO	002	0070	0058	0018											
TOTAL S	TATEM	ENTS	IN ERRO	OR IN TH	IS AS	SEMBLY	=	0							
01105 1	THE	CODE	LENGTH	OF \$AS	SPR T	5 12	8 DECI	(AL .							
0L103 I				LIBRAR					2						
00100 .				K-RIRIF						ATECO	ev_000				
			5 # 1 M C		14 0141		C - 5114-	LIDK							

 $Figure \; 34 \; (Part \; 2 \; of \; 2). \; Listing \; of \; Statements \; in \; Model \; 10 \; and \; Model \; 12 \; Basic \; Assembler \; Sample \; Program$

MODEL 15 SAMPLE PROGRAM

This section describes the sample program and explains the operating procedures necessary for executing it. General operating procedures for the Basic Assembler are found in the *IBM System/3 Model 15 Operator's Guide*, GC21-5075 and in Part II of this manual.

Program Description

The sample program is called System Input Device List Program. The program reads records from the system input device and lists them on the system printer. Statements are read and listed until one of the delimiters (/*,/&, or /.) is encountered. If the delimiter is /*, another file can be listed under operator control.

There are three messages displayed by this program:

Message	Meaning
EOF ON SYSIN	End of file encountered on the system input device. More files can be printed if the EOF condi- tion is caused by /*. The operator replies P to print another file or C to cancel.
PRINTER ERROR	A permanent printer error has occurred. The program issues the message and then goes to end of job. (The message is displayed and then removed when end of job is reached. However, the message is in the system history area and may be displayed from there.)
SYSIN ERROR	A permanent system input device error has occurred. The program issues the message and then goes to end of job. (The message is dis-

played and then removed when end of job is reached. However, the message is in the system history area and may be displayed from there.) The sample program uses Model 15 macros and therefore the assembly step must be preceded by a macro processor step.

Figure 35 shows the OCL that assembles, link edits, and executes the sample program. Figure 36 shows the sample program statements.





Notes:

- 1. Specifies the program pack.
- 2. Name of the assembler sample program in the source library.
- 3. Library in which the output assembler object (R) module is stored.
- 4. Name given to the output assembler object (0) program.
- Figure 35. Model 15 Sample Program OCL

- 5. Module name and object program name (R).
- 6. Specifies the system pack.

If the system configuration does not include the 5444 drive 2 or the 5445 drive 1, references in the OCL to R2 and D1 must be changed to specify devices available on the system.

SASSPR		EXTERNAL SYMBOL LIST	
SYNBOL	TYPE	VER 01, MOD 00 11-09-73 PAGE 1	
\$ASSPR \$\$LPRT	NGDULE Extrn		
\$ASSPR			
ERR LUC	ORIECI CODE	ADDR STMT SOURCE STATEMENT VER 01, 400 00 11-09-73 PAGE 2	
		2 ISEQ 73,80 01	0020000 0030000 0040000
SASSPR S	YSTEM INPUT DEVIC	E (SYSIN) LIST PROGRAM	
ERR LOC	OBJECT CODE	ADDR STMT SOURCE STATEMENT VER 01, M0D 00 11-09-73 PAGE 3	
	C2 01 408C D2 02 07	6* IT ON THE PRINTER. 000 7* 30 8* THERE ARE THREE MESSAGES ISSJED BY THIS PRJGRAM: 000 9* MESSAGE TYPE MEANING 000 10* *EOF ON SYSIN' ATDR FND DF FILE FNCDUNTERED ON SYSIN. 000 11* MORE FILES MAY BE PRINTED IF THE 000 11* EOF CONDITION IS CAUSED BY A '/*'. 000 13* THE DPERATOR REPLYS TO THIS MESSAGE 000 14* EOF CONDITION IS CAUSED BY A '/*'. 000 15* THE PRINTER REROR* ATD THERE HAS BEEN A PERMANENT PRINTER 000 16* *PRINTER ERROR* ATD THERE HAS BEEN A PERMANENT PRINTER 000 17* ERROR. THE PROGRAM ISSJESTHE 000 18* MESSAGE AND GDES TJ END OF JOB. 000 19* SYSIN ERROR* ATD THERE HAS BEEN A PERMANENT SYSIN 000 20* ERROR. THE PROGRAM ISSUES THE 000 21* MESSAGE AND GDES TO END OF JOB. 000 23<\$ASSPR START X'4000*	0060000 007000 007000 0180000 010000 0120000 0120000 0120000 0140000 016000 016000 016000 019000 0220000 02000000
400E	BC 01 13	33 * SUPEN 3PEN PRINTER FILE U	0320000 0330000
4012	BC 40 OF 7C 01 30	36 WVI SDEDEC(,SDTE),SDCPRT SET OP-CODE TU PRINT O 38 MVI SYSINL+SSRFCT(,BRG),SSRRDF SET SYSIN DP-CDE FOR 1ST BUFF O	0340000 0350000
	70 01 17	40 + PREPARE TO PRINT A NEW TECH 41 FILES MVI PRNDTF+\$DFSKB(,BRG),1 SET TO SKIP BEFORE FIRST PRINT O	0370000 0380000
	D2 02 00	45 * SREAD FRUE LA SYSTAL(+BRG),SYS 45 * SREAD OPC-N READ FRUM SYSTA D 45 * SREAD OPC-N READ FRUM SYSTA D	0400000 0410000 0420000 0420000
4025	BD 50 00 F2 81 30	50 JE EDE O	0440000 0450000
¥028	BD 80 00 F2 81 53	52 JE EQJ D	0460000 0470000
4031	BD 60 00 F2 81 3C	54 JE SYSER (1951) (195	0490000 0490000
4037	+ BC 00 00 7 6C 01 14 04 3 02 02 07	56 MVC PRNDTF+\$DELRA(2, BRG), \$SRBF2(, SYS) PDINT TO CURRENT RECIRD O 57 LA PRNDTF(, 3RS), \$DTF 0	0500000 0510000 0520000
4045	2 BD 41 0E 5 F2 81 32 3 BC 00 10	60 CLT SUFCMP(,\$)TF),\$CPPER TEST FUR PRINTER ERPTR 0 61 JE PRNERR 0 62 MVI \$DFSKB(,\$DTF),0 SET FUR VO SKIP BEFORE 0	053000 054000 0550000
	3 BD 48 0E	63 CLI \$DECMP(,\$)TE),\$CPUVE TEST FOR PAGE OVERELOW O	10560000 10570000
	F2 01 03		0580000

00010000

OBJECT TO LIBRARY ONLY

THE LIST OF OPTIONS USED DURING THIS ASSEMBLY IS-- NODECK, LIST, XREF, REL, OBJ

OPTIONS NODECK

Figure 36 (Part 1 of 4). Listing of Statements in Model 15 Basic Assembler Sample Program.

SASSPR SYSTEM INPUT DEVICE (SYSIN) LIST PROGRAM

ERR LOC OBJECT CODE ADDR STMT SOURCE STATEMENT VER 01, MOD 00 11-09-73 PAGE 4

	68 * END	OF FILE ON SYSIN		00610000
4058 D2 02 28	69 EOF	LA EOFMSG(,BRG),LOG		00620000
	70 *	\$LOG	WTOR EDF MESSAGE	00630000
405F 7D C3 37	74	CLI REPLY(,BRG),C*C*	OPERATOR SAY CANCEL	00640000
4062 F2 81 1C	75	JE EOJ		00650000
4065 7D D7 37	76	CLI REPLY(, BRG), C*P*	OPERATOR SAY PRINT ANOTHER	00660000
4068 CO 81 4018	77	BE FILES		00670000
406C CO 87 4058	78	B EOF	INVALID REPLY, TRY AGAIN	00680000
	80 * ERRC	IR ON SYSIN		00700000
4070 D2 02 38	81 SYSER	LA SERMSG(,BRG),LOG		00710000
	82 *	\$LOG	WTD SYSIN ERROR MESSAGE	00720000
4077 F2 87 07	86	J EOJ	GO TO EOJ	00730000
	88 * ERRO	IR ON PRINTER		00750000
407A D2 02 44	89 PRNERF	LA PERMSG(,BRG),LOG		00760000
	90 *	\$L0G	WTO PRINTER ERROR MESSAGE	00770000
	95 * END	OF JOB ROUTINE		00790000
	4081 96 EOJ	EQU *		00000800
4081 D2 02 07	97	LA PRNDTF(,BRG), \$DTF		00310000
	98 *	\$CLOS	CLOSE PRINTER FILE	00820000
	101 *	\$EOJ	GO TO EOJ	00830000

SASSPR SYSTEM INPUT DEVICE (SYSIN) LIST PROGRAM

ERR	LOC	OBJECT CODE	ADDR	STMT	SOURCE	STATE	MENT VER 01, MOD	00 11-09-73 PAGE 5	
			408C		* CONS BASE	EQU	AND DATA AREAS *	BASE REGISTER ADDRESS	00850000 00860000
					*		ES BUF1-BJFFR1,BUF2-BUFFR2, WORK-WORKAR	SYSIN PARAMETER LIST SYSIN EQUATES	00880000 X00890000 00900000 00910000
					*	\$DT FP	TABLES DEV-1403,RCAD-0,IDBA-PRNI I DAA-PRNBUF,RECL-96, DVFL-60,PAGE-66 D 1403-Y	DB, PRINT FILE DTF PRINTER DTF DISPLACEMENTS	00930000 X00940000 X00950000 00960000 00970000
	40C3	E7	40C3	224 225 238 239 240 251	* REPLY *ERMSG * *ERMSG	SLWTO DC SLWTO	COMP-AS,HALT-AM,SUBH-PG,T TADR-EOFMGC,REPLY-Y,RLEN- CLI'X' COMP-AS,HALT-AM,SUBH-PG,T TADR-SERMGC COMP-AS,4ALT-AM,SUBH-PG,T	1,RADR-REPLY WTOR REPLY LEN-11, Sysin error wto	00990000 x0100000 01020000 x01030000 01040000 x01050000
	40DC	C 5D 6C 640D 6D 5 40 E 2	40DC 40E7 40E8	264	* EOFMGC SERMGC	DC	TADR-PERMGC * CL12*EDF ON SYSIN* *		01060000 01070000 01080000 01090000
		E2E8E2C9D540C5D9	40F 3	266 267	PERMGC		CL11*SYSIN ERROR* *		01100000 01110000
	40F3	D709C9D5E3C5D940	40FF	268		DC	CL13*PRINTER ERROR*		01120000
	4100	000000000000000000000000000000000000000	4100 417E	271	* SYSIN BUFFR1	ORG	ER AND WORK AREAS *,128 * XL128*0*	ORG TO REQUIRED BOUNDARY BUFFER ONE	01140000 01150000 01160000 01170000
		000000000000000000000000000000000000000	4180		BUFFR2		* XL128*0*	BUFFER TWO	01180000
	4200	000000000000000000000000000000000000000	4200 422E	276 277	WORKAR	EQU DC	* XL47°0°	WORK AREA	01200000 01210000
	427C			279 280	* PRIN	FER BUI ORG	FER AND WORK AREAS	ORG TO REQUIRED BOUNDARY	01230000 01240000
	427C	4040404040404040	427C 4305 4306	282	PRNBUF	DC	* CL138'' *	PRINTER BUFFER PRINTER IOB	01250000 01260000 01270000
	4306	000000000000000000000000000000000000000		284	FRALUD	DC	xL50'0'	FRINTER IUD	01280000
		NTEMENTS IN ERROR		287 288 289 290	SYS LOG SEMBLY-	EQU EQU EQU END	ABELS 1 2 5 5 6 0 0	BASE REGISTER SYSIN PARAMETER LIST POINTER SYSLOG PARAMETER LIST POINTER	01300000 01310000 01320000 01330000 01340000

Figure 36 (Part 2 of 4). Listing of Statements in Model 15 Basic Assembler Sample Program.

96

\$ASSPR					CROS	S REFE	RENCE								
SYMBOL	LEN	VALUE	DEFN	REFERE	NCES					VE₹	01, MD.	00	11-)9-73	PAGE	5
\$\$LPRT	001	0001	0024	0059											
\$ASSPR	001	4000	0023	0290											
\$A1CDI	001	0010	0193												
\$A1DAT	001	0001	0198												
\$A1H56	001	0002													
\$ALINT	001	0004													
\$A1MFM	001	0008													
\$A1PCH	001	0020													
\$A1PRT	001	0040													
\$41PR2	001	0001 0080													
\$A1RD	001	0080													
\$A2ALL \$A2AMP	001	00040													
\$A2EDF	001	0008													
\$A2HUC	001	0002													
\$A21ND	001	0080													
\$A2MBF	001	0010													
\$A20PN	001	0001	0209												
\$A2SIN	001		0204												
\$CPCND	001	0010													
\$CPEOF	001		0217												
\$CPOVF	001		0213	0063											
\$CPPER	001		0216	0060											
\$CPSUC \$DFARR	001 001		0215 0168												
\$DFAT1	001		0164												
\$DFAT2	001		0165												
\$DFCHA	001		0166												
\$DFCHB	001		0167												
\$DFCMP	001	000E	0171	0060	0063										
\$DFDEV	001		0162												
\$DFLP	001		0183												
\$DFLRA	001		0170	0056*											
\$DFMSK	001		0185												
\$DFOPC	001		0172	0037*											
\$DFDVF	001		0182												
\$DFPGS	001		0186 0179												
\$DFPIB \$DFPIO	001		0180												
\$DFPOS	001		0184												
\$DFPQ	001		0177												
\$DFPR	001		0178												
\$DFPRL	001		0181												
\$DF SKA	001		0175												
\$DFSKB	001		0173		0062*	0065*									
\$DFSPA	001		0176	0036*											
\$DF SPB	001		0174												
\$DFUPS	001		0163 0169												
\$DFXRS \$DTF	001 001		0169	0029±	0036	0037	0057*	0.060	0052	0063	0065	0097	*		
\$OCPRT	001		0221	0027	3030										
\$SRBF1	001		0118												
\$SRBF2	001		0119	0056											
\$SREOF	001		0129	0049											
\$SREDJ	001	0080	0131	0051											
\$SRERR	001	0060	0130	0053											

Æ

Figure 36 (Part 3 of 4). Listing of Statements in Model 15 Basic Assembler Sample Program.

6

SYMBOL																
	LEN	VALUE	DEFN	REFER	ENCES					VER	01, MO	იკა	11-09-	73 P	AGE	7
\$SRFCT	001	0000	0117	0038*	0049	0051	0053	0055*								
\$SRNOM	001		0128													
\$SRRD	001		0126													
\$SRRDD	001	0000	0123	0055												
\$SRRDF	001		0124	0038												
\$SRRDL	001		0125													
\$SR₩RK	001	0006	0120													
BASE	001	408C	0106	0025	0026											
BRG	001	0001	0287	0025	0026*	0029	0038	0041	0044	0056	0057	0.069	0074	0076	00	01
				0089	0097					0070	0021	0007	5514	0010	00	01
BUFFR1	001	4100	0272	0113												
BUFFR2	001	4180	0274	0114												
EOF	003	4058	0069	0050	0078											
EOFMGC	301	40DC	0263	0235												
EDFMSG	001	4084		0069												
EDJ	001	4081	0096	0052	0075	0086										
FILEL	003	401 B	0044	0066												
FILES	003	4018		0077												
LOG	001	0002	0289		0081*	0089*										
NOSKIP	004	4054		0064												
PERMGC	001	40F3		0262												
PERMSG	001	4000		0089												
PRNBUE	001	427C		0153												
PRNDTF	001	4093		0029	.1041*	0056*	0.057	0.007								
PRNERR	303	407A		0061	0011	0050	0001	0097								
PRNIOB	001	4306		0152												
REPLY	001	40C3		0074	0076	0237										
SERMGC	001	40E8		0250	0010	02.31										
SERMSG	001	4 OC 4		3081												
SYS	001	0002		0044*	0.04.9	0051	0.053	0 0 5 5	0055							
SYSER	003	4070		0054	0017	0071	0000	0000	0.090							
SYSINL	001	408C		0038*	2044											
WORKAR	001	4200		0115	3044											
TOTAL S	ТАТЕМ	ENTS I	N ERRC	IR IN TH	IS ASS	EMBLY-		0								
TOTAL S	EQUEN	CE ERR	ORS IN	THIS A	SSEMBI	Y		0								
0L105 I	тне	CUDE	LENGTH	UF \$AS	SPR IS	6 824	DEC I*									

٤.

OLIO3 I TOTAL NUMBER OF LIBRARY SECTORS REQUIRED IS 5 NAME-\$ASSPR,PACK-RIRIRI,UNIT-RI,RETAIN-T,LIBRARY-R,CATEGORY-DDD

Figure 36 (Part 4 of 4). Listing of Statements in Model 15 Basic Assembler Sample Program.

Appendix G: IBM 1255 Magnetic Character Reader Support (Models 12 and 15 Only)

Support is provided by the following IBM-supplied subroutines:

- SUBR07 1255 (Model 15 only)
- SUBR08 1255 (Model 12 and Model 15)
- SUBR09 1419 (Model 12 and Model 15)

For detailed information concerning this support, see the *IBM System/3 Models 12 and 15 1255 and 1419 Magnetic Character Reader Reference and Program Logic Manual*, GC21-5132.

100 (101-104 deleted)

\$WORK 2 file 34 // CEND card 33 // SWITCH statement 31 absolute displacements 12 absolute expressions 7 absolute object program 28 address constant 18 addressing 12 base-register displacement method 12 data addressing 13 direct method 12 instruction addressing 13 relative addressing technique 12 symbolic (direct) 12 assembler coding conventions 8 coding form 9 functions 1 instruction statements 17 data definition 18 fields 8 format 8 listing control instructions 20 program control instructions 22 symbol definition instruction 17 listing 29 assembler language subroutines linkage to COBOL 86 linkage to FORTRAN 86 linkage to RPG II 71 placing in R library 36 assembling a source program 28 asterisk use in comment statement 10 use as location counter reference 6 attributes length atribute 14 value attribute 14

base address 12 base register 12 base-register displacement addressing 12 basic assembler sample program 89 beginning column 25 binary constant 6, 19 binary self-defining term 6

calling a source program 31 category level 27 CATG operand 27 character constants 19 self-defining terms 6 COBOL linkage 86 code control 43 mnemonic 1 operation 9,43 machine 47 mnemonic 1 Q code 17, 43 coding conventions, assembler 8 coding form, assembler 9 coding sample for SPECIAL device 82 COMLx operands 29 comment statement 10 complement (two's complement form) 19 constant (see also self-defining term) address 18 binary 19 character 19 data 18 decimal 19 define constant (DC) 18 hexadecimal 19 integer 19 negative (see integer constant) padding of 19 truncation of 19 control card code for assembler subroutine 76 control statements 27 control cards, LDG program (see Library Deck Generator parameter card) control section length 27 control code 43 conversion, punch 33 cross reference data 35 cross reference listing 28, 40

data

addressing 13 constant 18 data defining instructions (DC and DS) 18 data file requirements 34 DC (define constant) instruction 18 decimal constant 19 decimal self-defining term 5 deck, object 17 define constant (DC) instruction 18 define storage (DS) instruction 19 diagnostics 40 table of 69 direct addressing 12 displacement 12 absolute 12 relocatable 12 DROP statement 25 DS (define storage) instruction 19 duplication factor with DC instruction 18 with DS instruction 19

EJECT statement 20 END record 33 END statement 26 ending column (see also ICTL statement) 25 entry (see fields) entry point 25 ENTRY statement 25 EQU (equate symbol) statement 17 error code 69 error conditions, LDG program 81 error information 35 ESL record 32 explicit length 15 expression 7 absolute 7 evaluation of 7 multi-term 7 relocatable 7 rules for coding 7 extended mnemonic codes 14, 48 external symbol list 39 table size 42 EXTRN statement 25 EXTRN subtype 25 specifying 27 fields(s) assembler statement 8 identification-sequence 10 name 10 operand (machine instructions) 14 operation 10 remark 10 files source 34 object 34 work 34 format(s) assembler statement 8 machine-instruction statement 13, 43 operand 14 format control, input 22 FORTRAN linkage 86 groups machine-instruction operand 15 HEADER record 32 HEADERS statement 27 hexadecimal constants 19 hexadecimal self-defining terms 6 ICTL (input format control) statement 22 identification-sequence entry (field) (see also ISEQ statement) 10 I-field (immediate data) 16 implied length 15 input format control 22 input sequence checking (ISEQ) statement 22 instruction(s) addressing 12 assembler instruction statements 17 data defining 18

instruction(s) (continued) machine-instruction statements 13 program control 22 symbol definition (EQU) 17 types 17 integer constant 19 intermediate text 34 ISEQ (input sequence checking) statement 22 J cards 77 K cards 77 label (see symbol and name entry) language machine (see also machine instruction formats) 1 RPG II 71 symbolic 1 L cards 78 length(s) attribute 14 control section 27 explicit 15 implied 15 subfield 14 of data definition instructions 18 Library Deck Generator parameter card 80 Library Deck Generator Program 76 linking to COBOL 86 to FORTRAN 86 to RPG II 71 listing control instructions 20 listings, program 28, 38 loading the assembler 29 location counter 6 control of (see also START and ORG) 13 location counter reference (*) (see also terms) 6 machine-instruction(s) 13 format 43 list of 43 mnemonic codes 14 operands 14 machine language 1, 49 macro processor 30 main storage requirements 2 messages 69 mnemonic operation codes 1 for assembler instruction statements 67 for machine-instruction statements 47 module category level 27 module name 23

name entry (field) 10 name, module 23 negative values (*see* integer constant) NOREL 28 NOOBJ 28

listing control 20

OBJ 28 object deck 28 object file (\$WORK) 34 object operand 31 object program 4, 32 object program, placing in R library direct 36 punched 36 OCL statements 29 one-address format (machine-instructions) 43 Op code (machine-instruction formats) 43 operand(s) entry (field) 10 fields 14 formats 15 groups 15 machine-instruction 14 subfields 14 of DC and DS instructions 18 operation procedures 36 operation codes extended mnemonic 13 mnemonic (see mnemonic operation codes) Op code (machine instructions) 43 operation control language statements 29 operation entry (field) 10 **OPTIONS** 36 **OPTIONS** statement 27 ORG (set location counter) instruction 24

PRINT (print optional data) instruction 22 program control instructions 22 program relocation 4 punch conversion 33

Q code 17,43

record formats 32 REL 28 relative addressing 12 relocatable displacements 12 expressions 7 terms 7 relocation of programs 4 remark entry (field) 10 representation of negative values (*see* integer constant)

requirements data file 34 main storage 1 system 1 restrictions, module name 23 RPG II linkage to assembler language subroutine 71

sample program basic assembler 89 RPG II linkage 71 SPECIAL subroutine 82 segment, assembler statement 8 self-defining term 5 sequence 8 checking (ISEQ) statement 22 entry (field) 8 source file 34 source and object listing 39 source program, from macro processor 31 source statement (assembler instruction statement) 1 SPACE (space listing) statement 21 special character(s) in symbols (name entries) 5

START (start assembly) statement 23 statement(s) assembler instruction 17 fields of 8 format of 8 types 1 comment 10 machine instruction 13 storage addressing 4 definition (DS) instruction 19 relocation in 4 requirements 2 subfield(s) constant (DC instruction) 18 duplication factor 18 length 18 of machine instruction operands 14 type 18 subroutine linkage 71, 86 SUBR07 99 subtype, EXTRN 25 subtype, specifying 27 symbol (see also name entry) 5 definition instruction (EQU) 17 mnemonic (see mnemonic operation codes) rules for coding 5 table entries 35 symbolic addressing (see direct addressing) language 1 system requirements 1

terms 5 text, intermediate 34 TEXT-RLD records 33 TITLE (identify assembly output) statement 20 truncation of constants (see DC instruction) two-operand format 15 two's complement form (see integer constant)

USING statement 24 U1 indicator 31

value attribute 14

work file 34

1255 support 99 3741 Data Station 1

į.





International Business Machines Corporation

General Systems Division 4111 Northside Parkway N.W. P.O. Box 2150 Atlanta, Georgia 30301 (U.S.A. only)

General Business Group/International 44 South Broadway White Plains, New York 10601 U.S.A. (International) 8

READER'S COMMENT FORM

¢

7 1

1. C. I.

Please use this form only to identify publication errors or request changes to publications. Technical questions about IBM systems, changes in IBM programming support, requests for additional publications, etc, should be directed to your IBM representative or to the IBM branch office nearest your location.

Error in publication (typographical, illustration, and so on). No reply.

Page Number Error

Inaccurate or misleading information in this publication. Please tell us about it by using this postage-paid form. We will correct or clarify the publication, or tell you why a change is not being made, provided you include your name and address.

Page Number Comment

IBM System/3 Basic Assembler Reference Manual SC21-7509-7

IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

No postage necessary if mailed in the U.S.A.

Address

Name

-

		Cut Along Line
Fold		Fold FIRST CLASS PERMIT NO. 40 ARMONK, N. Y.
	BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES POSTAGE WILL BE PAID BY IBM Corporation General Systems Division Development Laboratory Publications, Dept. 245 Rochester, Minnesota 55901	PERMIT NO. 40 ARMONK, N. Y.
		Fold
nternational Business Ma General Systems Division 111 Northside Parkway (O. Box 2150 Atlanta, Georgia 30301 U.S.A. only) General Business Group/II 4 South Broadway White Plains, New York 1 U.S.A. International)	N.W. nternational	

1

é

`⊊ ¥

: *. *'