

# microsystems

## EXORset 30 User's Guide



M6809SET30 (D)



Eles hr 1

## EXORset 30 User's Guide

The information in this document has been carefully checked and is believed to be entirely reliable. No responsibility, however, is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the product described any license under the patent rights of Motorola, Inc. or others.

Motorola reserves the right to change specifications without notice.

EXORset, EXORbus, EXORciser, EXORterm, EXbus, MDOS and XDOS are trademarks of Motorola, Inc.

Copyright 1979 by Motorola, Inc.

× 1-

Printed in Switzerland

#### EUROPEAN MOTOROLA SEMICONDUCTOR SALES OFFICES



#### FRANCHISED MOTOROLA SEMICONDUCTOR DISTRIBUTORS

AUSTRIA Elbatex GmbH Endresstrasse 54 — 1238 Wien Tel. (222) 88 56 11

BEI GIUM Diode Belgium Rue Picard 202-204 — 1020 Bruxelles Tel. (02) 428 51 05

DENMARK Distributeren Interelko Aps Hovedgaden 16 - 4622 Havdrup

Hovedgaden 16 --Tel. (03) 38 57 16 EINLAND Veneentekijantie 18 - 00210 Helsinki 21 Tel. (90) 692 25 77

FRANCE Bellion Electronique Zone Industrielle de Keracao/Brest 29219 Le Relecc Kerbuon — B.P. 16 Tel. (98) 28 03 03 Celdis S.A. 53, rue Charles-Frérot — 94250 Gentility Tel. (01) 581 00 20 Ets. F. Feutrier S.A. (Main Office) Run des Trois Glorieuses 42270 St Priest en Jarez (St Etienne) Tel. (77) 74 67 33 Ets. F. Feutrier S.A. Avenue Laplace — Zone industrielle 13470 Garnoux Tel: (42) 82 16 41 Feutrier IIe de France 29. rue Ledru-Rollin — 92150 Suresnes Tel. (01) 772 46 46 Ets. Gros S.A. (Main Office) 13, rue Victor Hugo — B.P 59350 Baint-André lez Lille Tel. (20) 51 21 33 - B P 63 Ets. Gros S.A. a S.A. ue du Général-Leclerc — 54000 Nancy 14, avenue du Gé Tel. (83) 35 17 35 Els. Gros S.A. 5, rue Pascal — 9 Tel. (01) 678 27 27 - 94800 Villainit 161, (01) 078 27 27 S.C.A.I.B. S.A. 80, rue d'Arcuell — Silic 137 94523 Rungis Cedex Tet. (01) 687 23 13 Sté Commerciale Toutélectric (Main Office) 15-17, Boulevard Bonrepos – 31008 Toulour Tel. (51) 62 11 33 Sté Commerciale Toutéléctric 80.83, quai des Queyries — 33100 Bordeaux Tel. (56) 86 50 31 GERMANY Alfred Neye — Enatectinik GmbH Schillerstrasse 14 — D-2085 Quickt Tel. (04106) 6121. Alfred Neye — Enatechnik GmbH Brunowstrasse 7 — D-1000 Berlin 27 Brunowstrasse 7 - Tel. (030) 433 30 52

Alfred Neye — Enatechnik GmbH Hildesheimerstrasse 31 — D-3000 Hannover Tet. (0511) 88 60 86 Alfred Neye — Enatechnik GmbH Birkenstrasse 107 — D-4000 Düsseidorf Tel. (0211) 66 61 45 Alfred Neye — Enatechnik GmbH Rheinstrasse 24 — D-6100 Darmstadt Tel (06151) 2.64.46 Alfred Neye — Enatechnik GmbH Bretwissenstrasse 25 — D-7000 Stuttgart 80 Tel. (0711) 73 63 57 Ailred Neye — Enatechnik GmbH Maria-Theresia Strasse 6 — D-8000 Munchen 80 Tel. (089) 47 30 23

Tel. (0711) 56 17 12 Distron GmbH & Co. Behaimstrasse 3 - D-1000 Berlin 10 Tel. (030) 342 10 41/45 Tel. (0231) 43 36 82

EBV Elektronik Vertriebs-GmbH (Main Office) Oberweg 6 — D-8025 Unterhaching Tel. (689) 611 051 GREECE EBV Elektronik Vertriebs-GmbH In der Meineworth 9 a. — D-3006 Burgwedel 1/Hannov Tet. (05139) 5038 Tel. (05139) 5038 EBV Elektronik Vertriebs-GmbH Oststrasse 129 — D-4000 Dasseldorf Tel. (0211) 8-88-46 EBV Elektronik Vertriebs-GmbH Myllusstrasse 54 — D-6009 Frankfult 1 Tel. (0611) 72-04-16 HOLLAND EBV Elektronik Vertriebs-GmbH Alexanderstratse 42 — D-7000 Stuttgart 1 Tel. (0711) 24 74 81 Jermyn GmbH Postlach 1180 -- D-6277 Camberg Tel. (06434) 23.1 HUNGARY Jermyn GmbH Baumgartenning 32 -Tel. (07073) 6041/6042 32 - 0-7403 Ammerbuch 1 Jermyn GmbH Rathelbeckstrasse 282 — D-4000 Dusseldorf 12 Tel: 0211) 20 30 94/20 30 95 IDAN MÜTRON, Müller & Co. KG Bornstrasse 22 - D-2800 Bri ITALY MÜTRON, Müller & Co. KG Theodor Heuss Ring 28 — D-5000 Köln 1 Tel. (0221) 12 24 24 MUTRON, Müller & Co. KG - D-2100 Hamburg 90 Asbeckstrasse 18 -(el. (040) 765 30 28 RTG, E. Springorum GmbH + Co. (Main Office) Postfach 426 - D-4600 Dortmund 1 Tel: (0231) 5 49 51 RTG, E. Springorum GmbH + Co. Friedrich Ebert Damm 112 – D-2000 Hamburg 70 Tel. (040) 693 70 61/02 RTG, E. Springorum GmbH + Co. Ungeterstrasse 43 — D-8000 Munchen 40 Tel. (089) 36 65 00 Arto, 6549 36 05 00 RTG, E. Springerum GmbH + Co. Reutinger Strasse 87 – D-7000 Stuttgart Degerloch Tel. (0711) 76 64 28 070 E 9-37 ATG, E. Springerum GmbH + Co. Mendelssohn Bartholdy Strasse 6 — D.6200 Wiesbaden Tet. (06121) 52 73 09 SASCO Vertrieb von elektronischen Bauelementen GmbH (Mein Office) Hermann Oberth Strasse 16 – D 8011 Potzbrunn b. Manchen Tel. (089) 46 11 211 SASCO Vertrieb von elektronischen Bauelementen GmbH Postlach 3066 — D-4005 Dusseldorf/Meinbusch 3 Tel. (02150) 14 33 SASCO Vertrieb von elektronischen Bauelemeten GmbH Postfach 270 214 – D-3000 Hannover Tel. (0511) 86 25 86 SASCO Vertrieb von elektronischen Bauelementen GmbH Lorenzer Strasse 15 – D-8500 Numberg Tel. (0911) 20 41 52 Tel. (0911) 20 41 52 SASCO Vertieb von elektronischen Bauelementen GmbH Statflenbergstrasse 24 – D-7000 Stutfgart 1 Tel. (0711) 24 45 21 SPOERLE Electronic Otto-Hahn-Stratse 13 — D-6072 Dreleich b. Frankfurt Tel. (06103) 3 04-1 NIGERIA SPOERLE Electronic Grosse Witschgasse 9/11 — D-5000 Koin 1 el. (0221) 23 50 98 Zweibrückenstrasse 1 – D-8000 München 2 Tel. (089) 22 74 17 NORWAY Technoprojekt GmbH (Main Office) Heinrich-Ebner Strasse 13 – D-7000 Stuttgart-Bad Cannstatt POLAND Technoprojekt GmbH Vertriebsburo Dortmund Schildstrasse 4 — D:4600 Dortmund 30

PORTUGAL Macedonian Electronics Ltd. Charitaou — P.O. Box 240 — Thessaloniki Tel: 30 68 00 Macedonian Electronics Ltd Lloyd George 10 – Athens Tel. (21) 360 95 71 SOUTH AFRICA B.V. Diode Hollantiaan 22 - Utrecht Tel. (030) 88 42 14 Manudax Nederland B.V. Meerstraat 7 5473 ZG Heeswijk (N.B.) — P.O. Box 25 Tel. (41) 39 12 52 Interag Co., Ltd. XIII Rajk Laszlo u. 11 — P.O. Box 184 1330 Budapest Tel. (1) 32 93 40 Milcom LTD, Motorola Building Niloo Street, Vanak Square — Teheran Tel, 66 12 14/15 Celdis Italiana S.p.A. (Main Office) Via, F.III Gracchi 36 — 20092 Cinisello Balsamo (MI) Tel. (02) 612 00 41 Celdis Italiana S.n.A. Celdis Italiana S.p.A. Via Lorenzo II Magnifico 109 - 00162 Roma Tet: (06) 42:38:55/42:71:550 Celdis Italiana S.p.A. Via Turati 33 — 40055 Castenaso (Bologna) Tel. (051) 78 80 78/78 70 34 Celdis Italiana S.p.A. Via Mombarcaro 96 — 10136 Torino Tel. (11) 35 93 12/35 93 69 Celdis Italiana S.p.A. Via Anconitano 6/4 — Padova Tet. (049) 68 77 09 Tel. (049) 68 77 09 Cramer Italia S.p.A. (Main Office) Cramer Italia S.p.A. (Main Office) Via Cristoloro C Tel. (06) 51.79 81 Cramer Italia 5.p.A Via S. Simpliciano 2 - 20100 Milano Tel. (02) 80 93 26 Cramer Italia S.p.A. Terza Traversa Domi Tel 25 53 00 nico Fontana, 22A/B - Napoli Cramer Italia S.p.A. Via Ferrarese 10/2 – Bologna Tel. (051) 37 27 77 Cramer Italia S.p.A. Corso Traiano 109 - 10135 Torino Tel. (011) 619 20 62/619 20 67 Silverstar Ltd. S.p.A. Via dei Gracchi 20 – 20146 Milano Tel. (02) 49 96 Silverstar Ltd. S.p.A. Via Paisiello 30 - 0 Tet. (06) 844 88 41 00198 Roma Silverstar Ltd. S.p.A. Piazza Adriano 9 — 10139 Torino Tel. (011) 44 32 75/6 Silveratar Ltd. S.p.A. Via S. Sofia 15 - 35100 Padova Tel. 22 33 8 Beckron International 14, Alhaji Bashorun Street SW Ikoyi — P.O. Box 1896 — Lagos SW Ikoyi --Tel 5 66 29 Ola Tandberg Elektro A/S Skedsmogaten 25 - Oslo 25 Tel. (02) 19 70 30 PHZ Transpol S.A. (Intraco Building)

L'Electron 704 Main Pretoria Road, Wynberg Tul. P.O. Box 10544, Johannesburg 200 Tel. 40 62 96 SPAIN Hispano Electronica S.A. (Main Office) Poligono Industrial "Utilinsa" Apartado de Correos 48 — Alcorcón (Mattri-Tet. (01) 619 41 08 Hispano Electronica S.A. Figols, 27-29 Barcelona 14 — Tel. 259 05 22/23 SWEDEN Interelko AB. Box 32 — 12221 Enskede Tet: (08) 13 21 60 AB Gösta Bäckström Alströmergatan 22 — Box 12009 10221 Stockholm Tel. (08) 54 10 80 SWITZERLAND Elbatex AG Alb Zwyssig-Stras: Tel. (056) 26 56 41 strasse 28 - 5430 Wettinger Omni Ray AG Tel. (01) 34 07 66 TURKEY ERA Elektronik Sanavi Ve Ticaret A.S. Eski Büyükdere Cad. 49/A. 4. Leve stanbul Tel. 64 65 00 ERA Elektronik Sanayi Ve Ticaret A.S. Gazi Mustata Kemal Bul. 12 Onur Is Hani Kata D79 — Yenisehii/Ankara Tel. 25 49 33 UNITED KINGDOM A.M. Lock & Co. Ltd. on Board Neville Street, Middleto Oldham, Lancs OL96LF Tet. (061) 652 04 31 Cetdis Ltd. 37-39 Loverock Road Reading, Berks, RG3, 1ED Tel. (0734) 585-171 Tel: (0734) 585 171 Hawke Electronics Ltd. Hawke House Green Street Sunbury on Thames, Middlesex, England Tel: (0327) 8 55 77 Cretton Bectronics Ltd. 360; Bath Road Stough, Berks SL1 60/E Tel: (05260) 44 34 ITT Electronic Services Etinburgh Way Edinburgh Way Hartow, Essex CM20 (2DF) Tet, Hartow (0279) 26 777 Jermyn Industries Vestry Estate — Sevenoak Tet. (732) 5 11 74 oaks, Kent Macro-Marketing Ltd. 396. Bath Road Slough, Berks SL1 6JD Tel. (06286) 4422 YUGOSLAVIA Elektrotehna Ljubljana Export-Import Titova 51 — P.O. Box 34-1 61000 Ljubljana Tel. (61) 32 02 41 Elektrotehna Ljubljana Filiata Beograd Marsala Tita 6/1 11000 Beograd Tel. (011) 69 69 24

Equipamentos de Laboratorio LDA Rua Pedro Núnes 47 — Lisbon 1 Tel. 97 02 51

#### TABLE OF CONTENTS



PAGE

CHAPTER 1 : GENERAL INFORMATION

1.1	INTRODUCTION	01-01
1.2	FEATURES	01-02
1.2.1	Operational Features	01-02
1.2.2	Hardware Features	01-02
1.2.3	Software Features	01-05
1.3	SPECIFICATIONS	01-06
1.3.1	Main Controller Board Specifications	01-06
1.3.2	Floppy Disk Controller Board Specifications	01-08
1.3.3	Video Display Specifications	01-09
1.3.4	Optional UHF Modulator Specifications	01-10
1.3.5	Mini-Floppy Disk Drive Specifications	01-11
1.3.6	Keyboard Specifications	01-12
1.3.7	Power Supply Specifications	01-13
1.3.8	Enclosure Specifications	01-14
1.4	EQUIPMENT SUPPLIED	01-15
1.5	OPTIONAL EQUIPMENT	01-15

CHAPTER 2 : INSTALLATION INSTRUCTIONS AND

INTERCONNECTION CONSIDERATIONS

2.1	INTRODUCTION		02-01
2.2	UNPACKING INSTRUCTIONS		02-01
2.3	INSPECTION		02-01
2.4	INSTALLATION INSTRUCTIONS	AND	02-02
	INTERCONNECTIONS		
2.5	JUMPER CONNECTIONS		02-21
2.6	USE AS A TERMINAL		02-28
	abarch others		

CHAPTER 3 : OPERATION

3.1	INTRODUCTION		03-01
3.2	RESET CONTROL		03-01
3.3	OPERATION CONTROLS		03-01
3.4	MINI-FLOPPY DISK OPERATION		03-04
3.5	OPERATOR TEST PROCEDURE AND	SELF-TEST	03-05
3.5.1	Operator Checks MAR Mat		03-05
3.5.2	Disk Mini-Diagnostic		03-06
3.5.3	Self-Test Package		03-07
3.5.3.1	System Requirements		03-07
3.5.3.2	Test Descriptions		03-07

EUROPEAN SEMICONDUCTOR FACTORIES

EDANCE Motorola Semiconducteurs S.A. Canto Laouzetto — Le Mirail 31023 Toulouse GEDEX Tel. (51) 40 11 88

UI Stawki 2 -- 00-950 Warsaw 1 Tel. (004822) 39 50 79

UNITED KINGDOM Motorola GmbH Munchner Strasse Motorola Semiconductors Ltd. Colvilles Road, Kelvin Estate 8043 Unterfolino Tel. (089) 92 481 Tel (3552) 39 101

GERMANY

EXORset USER'S GUIDE

00-01 Pase

CHAPTER 4 : EXORbus

4.1	EXORbus COMMANDS	04-01
4.1.1	Four-Character Commands	04-04
4.1.2	Two-Character Commands	04-11
4.1.2.1	Register Display and Change	04-11
4.1.2.2	Breakpoint Control	04-12
4.1.2.3	duv Miscellaneous Commands	04-14
4.1.3	Single Character Commands	04-15
4.1.3.1	Program Execution Control	04-15
4.1.3.2	Program Execution	04-18
4.1.3.3	Memory Search	04-21
4.1.3.4	Miscellaneous	04-22
4.1.4	Memory Chanse	04-23
4.1.5	Control Commands	04-24
4.1.5.1	Display Control Commands	04-25
4.1.5.2	Screen Control and	04-25
	Cursor Movement Commands	
4.1.5.3	Miscellaneous Commands	04-26
4.2	ADDING EXORbus COMMANDS	04-26
4.3	EXORBUS SUBROUTINES AND ENTRY POINTS	04-28

#### CHAPTER 5 : THEORY OF OPERATION


5.1	INTRODUCTION	05-01
5.2	MAIN CONTROLLER BOARD	05-03
		05-03
5.2.1	System RESET	05-03
5.2.2	System Timing	05-04
5.2.3	MPU and Bus Buffers	05-04
5.2.4	Address Map and Address Decoder	05-04
	Circuits	05-09
5.2.5	RAM Section	05-09
5.2.6	E/F/ROM Section	05-10
5.2.7	Display Section	05-10
5.2.7.1	General Description	05-13
5.2.7.2	Alphanumeric Display	05-16
5.2.7.3	Graphic Display	05-18
5.2.7.4	Video Mixer	
5.2.7.5	UHF Modulator	05-18
5.2.8	Keyboard and Keyboard Interface	05-19
5.2.9	Debus Circuitry	05-21
5.2.10	Serial Interface	05-22
5.2.11	Parallel Interface	05-22
5.2.12	Audio Tare Interface	05-23
5.3	MINI-FLOPPY DISK CONTROLLER BOARD	05-24
5.3.1	Introduction	05-24
5.3.2	FDC and Data Recovers	05-24
5.3.3	16K RAM Block	05-25
5.3.4	Mini-Floppy Drives Selection	05-25
5.3.5	E/ROM Resident Driver Firmware DGC	05-27
5.3.5.1	Initialization	05-27
5.3.5.2	Error Messages	05-27
5.3.5.3	Resident Driver Firmware Entry Points	05-32
5.3.5.4	Disk Mini-Diagnostic Routines	05-36
5.3.5.5	Recording Format	05-39

#### CHAPTER 6 : TEST POINTS AND TROUBLESHOOTING AIDS

6.1	INTRODUCTION	06-01
6.2	TEST POINTS	06-01
6.3	SIGNATURE ANALYZER REFERENCE SIGNATURES	06-03
6.3.1	Stimulus	06-04
6.3.2	Free-running Mode Signature Analysis	06-04
6.3.2.1	Free-running Mode Implementation	06-04
6.3.2.2	Free-running Mode Operating Procedure	06-05
6.3.2.3	Free-running Mode Signature Table	06-05
6.3.2.4	Free-running Mode Data Bus Check	06-08
6.3.3	Program Controlled Mode Signature Analysis	06-09
6.3.3.1	Frogram Controlled Mode Implementation	06-09
6.3.3.2	RAM Check Operating Procedure	06-10
6.3.3.3	RAM Check Signature Table	06-10
6.3.3.4	CRTC Check Operating Procedure	06-11
6.3.3.5	CRTC Check Signatures Table	06-11
6.3.3.6	ACIA and PTM Check Operating	06-12
6.3.3.7	ACIA/PTM Check Signature Table	06-12
6.3.3.8	PIA's Check Operating Procedure	06-13
6.3.3.9	FIA's Check Signature Table	06-13

LIST OF FIGURES

CHAPTER 7 : DEVICE LOCATION AND SCHEMATICS

	CHAPTER 8	PARTS I	IST		
		· × 2000	ODT MA	THTEMANCE MANUA	1
C. e.	APPENDIX A APPENDIX B	: BASE 6:	LOG MAI	INTENANCE MANUA	
	APPENDIX C			SUPPLY MANUAL	
	· · · ·				
	a della				
				A second s	

#### FIGURE

#### PAGE

1-1	Typical EXORset System	01-01
1-2	Main Controller Board	01-07
1-3	Floppy Disk Controller Board	01-08
1-4	Keyboard Assembly	01-12
4-1	PRNT Example	04-05
4-2	FNCH Example	04-06
4-3	Tape Format	04-07
4-4	LINK Example	04-09
4-5	Link Parallel Interface	04-10
4-6	Breakpoint Example	04-16
5-1	EXORset Block Diagram	05-02
5-2	Multiplexed Memory Access	05-04
5-3	EXORset Memory Map	05-05
5-4	Keyboard Matrix Orsanization	05-19

Sources Sect in Francisco - solid

#### LIST OF TABLES

#### TABLES

PAGE

2-1	EXORset Expansion Bus Signals	02-06
2-2	Parallel I/O Connector Pin Assignments	02-11
2-3	RS-232C Interface Signals	02-13
2-4	ASCII Keyboard Connector Pin Assignments	02-15
2-5	Function Keys Connector Pin Assignments	02-16
2-6	Audio-Cassette DIN Connector Pin Assignments	02-16
2-7	Composite Video Connector Pin Assignments	02-17
2-8	Audible Alarm Connector Fin Assignments	02-17
2-9	Main Controller Board Power Connector	02-17
2-10	Video Display Connector Pin Assignments	02-18
2-11	Mini-Floppy Disk Drive Power Connector	02-18
2-12	Mini-Floppy Disk Drive Signals	02-19
2-13	Main Controller Board Jumper Options	02-22
2-14	Mini-Floppy Disk Controller Board Jumper Options	02-26
3-1	Operation Controls	03-02
4-1	EXORbus Commands	04-02
4-2	EXORbus Routines	04-28
5-1	Address Decode PROM U28 Outputs	05-07
5-2	Address Decode PROM U27 Outputs	05-07
5-3	Address Decode FROM U26 Outputs	05-08
5-4	I/O Decoder U29 Outputs	05-08
5-5	Multiplexed RAM Addresses	05-09
5-6	Alphanumeric Display Format	05-11
5-7	CRTC Resisters Values	05-12
5-8	Multiplexed Alphanumeric Display RAM Addresses	05-13
5-9	Alehan. Diselay Charact. Location (40 char/line)	05 - 15
5 - 10	Alphan. Display Charact. Location (80 char/line)	05 - 15
5-11	Graphic Display Matrix	05-17
5-12	PTM Timer #3 Hex Equivalent of Baud Rate	05-22
5-13	Mini-Floppy Drives Select Lines	05-26
5-14	Init. Parameters for a User Prepared DOS Program	05-28
5-15	Disk Error Messages	05-29
5-16	Resident Driver Firmware Entry Points	05-33
5-17	Disk Mini-Diagnostic Routines	05-38
5-18	Mini-Disk Soft Sector Format	05-40
519	Track / Physical Sector Conversion Table	05-41

6-1	Main Controller Board Test Points	06-02
6-2	Mini-Floppy Disk Controller Board Test Points	06-03
6-3	Free-running Mode Main Board Signature Table with CLOCK input on U59 pin 6	06-05
6-4	Free-running Mode Main Board Signature Table with CLOCK input on U85 pin 9	06-06
6-5	Free-running Mode FDC Signature Table with CLOCK input on U85 pin 9	06-07
6-6	Free-running Mode FDC Signature Table with CLOCK input on U59 pin 6	06-07
6-7	Data Bus Free-running Mode Signature Table with CLOCK input on U85 pin 9	06-08
6-8	Test Program Selection	06-09
6-9	RAM Signature Table	06-10
6-10	CRTC Signature Table	06-11
6-11	ACIA and PTM Signature Table	06-12
6-12	PTA's Signature Table	06-13

6-12 PIA's Signature Table



GENERAL INFORMATION

#### 1.1 INTRODUCTION

The EXORset is a cost-effective, yet powerful development tool used in the design and development of microcomputer systems.

The EXORset is made up of 6 distinct functional units :

- -- The EXORset Main Controller Board.
- --- The 9 " CRT and dual mini-floppy assembly.
- -- The Floppy Disk Controller and 16K-byte RAM board.

and the loss of the

--- The ASCII keyboard and function keys assembly.

Figure 1-1 Tupical EXORset Sustem

-- The power supply unit. -- The enclosure.

////

EXORset USER'S GUIDE

#### 1.2 FEATURES

1.2.1 Deerstional Features

- -- Use as a stand-alone system or as a terminal.
- Design concept that permits additional functions to be incorporated by way of optional hardware and / or software.
- -- Software-controlled operation selection.
  - -- Full ASCII keyboard and 16 user-defined function keys.

#### 1.2.2 Hardware Features

Main controller board :

- -- System based on the MC6809 high performance microprocessor and MC6800 Microcomputer Family of Parts.
- --- All basic functions on a single board.
- -- Provides for expansion of up to 3 EXDRset; EXDRciser or Micromodule boards.
- --- 32K bytes of RAM.
- -- 12 E/P/ROM sockets for up to 24K bytes of user code or system firmware.
- -- 4K bytes of monitor firmware (EXORbus).
- -- User selectable alternate memory map.
- --- 2K bytes of alphanumeric display RAM.
- -- 2 user-selectable alphanumeric display formats : 80 characters per line by 22 lines , or 40 characters per line by 16 lines.
- -- 128 Upper and lower case characters in a 5x7 matrix.
- --- Blinking cursor Cursor Positioning.
- -- Full graphic capability in a 320x256 dot pattern.
- --- Alphanumeric and graphic displays may be mixed.
- --- 9 " video monitor and / or TV interface.
- --- Audible alarm.

Pase 01-02

- -- 61-key ASCII keyboard and 16 function keys interface.
- -- Printer interface (parallel, CENTRONICS type).
- -- 1200 baud audio-cassette interface.
- -- RS-232C serial interface.
- -- Provision for Real Time Clock Using the built-in MC6840 PTM.
- -- RESET switch to restart user operation.

Floppy disk controller board :

- --- Uses the MC6843 Floppy Disk Controller.
- --- Provides direct control of UP to 3 mini-floppy disk drives via resident driver firmware.
- -- Provides direct interface with the EXORset expansion bus.
- -- Contains one block of 16K bytes of dynamic RAM.

Video monitor :

- -- MOTOROLA M-2000 9" CRT display.
- -- Magnetic deflection type CRT with integral implosion protection.
- -- Coated with P4 (white) or P31 (green) phosphor.
- --- Anti-reflective shield.

Mini-floppy drives :

- -- Dual BASF 6106 (or equivalent) mini-floppy drives.
- -- 80K bytes of storage capacity / diskette.
- --- Single sided, soft-sectored diskette : 40 tracks, 16 sectors/track, 128 bytes/sector.

Keyboard assembly :

- end to the analysis is at both broad-out Tools and is ----
  - -- 63-key (61 used) full ASCII.
    - -- 16 user definable function keys.
    - -- Encoded on the main controller board.
    - -- Soft touch feel. and of the contraction of the definition of the definition

			20
markette - and		dita Tada (	
		10 60. 5	
	and are		

#### 1.2.3 Software features

The EXORbug system development firmware contains the system development and disgnostic programs, as well as the system control routines : display, keyboard, communication and operation control.



#### 1.3 SPECIFICATIONS

The specifications of the various functional units are identified in the following paragraphs.

#### 1.3.1 Main Controller Board Specifications

Fower requirements (max) 5V/6A, +12V/1A, -12V/1A

Operating temperature	0 to 50 des.C
Frocessor	MC6809
Word size	
Data	8 bits
Address	16 bits
Instructions	8,16,24,32 bits
Instructions	59 instruction mnemonics
Addressing modes	10
Clock cycle time	1 microsecond
Baud rates	110 - 2400
Memory size	up to 32K bytes of RAM
	and up to 24K bytes of E/ROM
	available to user.
Serial interface	
Input	EIA R5-232C
Output	EIA RS-232C
Physical Characteristics	
Dimensions (WxD)	248 mm × 504 mm
Board thickness	1.6 mm
I/O connectors	
Parallel interface	50-pin card edge connector
Serial interface	20-pin card edge connector
Cassette	5-pole DIN connector
CRT	Coax connector
Keyboard	ASCII : flex-tail,23-pin or card edge, 50-pin
	Funct.keys : flex-tail,8-pin or card
	edse, 20-sin



Figure 1-2 Main Controller Board

GENERAL INFORMATION

CHAPTER 1



1.3.2 Floppy Disk Controller Board Specifications

Power requirements (max) 59/0.8A, +129/0.2A, -129/0.15A

0 to 50 deg.C Operating temperature

Memory size

16K bytes of RAM, 1K bytes of E/ROM (disk driver)

Interface Output Input

TTL open collector 220/330 ohm line terminations

Physical characteristics Dimensions (WxD) Board thickness

Connector



Figure 1-3 Floppy Disk Controller Board

CHAPTER 1

1.3.4 Optional UHF Modulator Specifications

Туре	ASTEC UM1231
Supply voltage	+5 V +/- 0.2 V
Supply current	3.5 mA
Vision carrier	Channel E36, 591.25 MHz +/-5 MHz
RF output (HI)	1.5 mV +/-4 dB> Vmad = 0.6 V
RF output (LO)	-20  dB - 6/+2,  Vmod = 0.25  V
3 dB bandwidth	8 MHz (1.6 MHz @ 6dB)
Spurious output	<-30 dB
Spurious FM of carrier	5 kHz
Positive mod.charact.	DV@pin 2
Nesative mod. charact.	0.85 V +/-0.1 V @ pin 2
Oscillator stop voltage	3.5 V
Mod. input impedance	1.5 Kohm @ output HI
RF output impedance	75 ohm
Volt. stand. wave ratio	< 2+0

Туре	BASF 6106
Storase capacity Formatted	81,920 bytes / disk 40 tracks / disk 2,048 bytes / track 16 sectors / track 128 bytes / sector
Access time Latency Track to track Average	200 ms max / 100 ms averase 12 ms 240 ms
Settlins time Head load time	50 ms max 35 ms max
Rotational sreed	300 RPM
Recording density	2768 BPI (inside track)
Flux density	5536 FCI
Track density	4B TPI
Track radius	57.15 mm (2.25 in) (track D) 36.5125 mm (1.4375 in) (track 39)
Encoding method	FM
Media requirements	BASF 606 or equivalent
Environment Operating temp. Relative humidity	10 to 50 des C 20 to 80 %
Fower requirements	+5 Vdc / 0.5 A max, max 50 mVpp ripple +12 Vdc / 0.6 A max, max 100 mVpp ripple Drive motor start current 1.4 A max, 1.2 A typ.for 50 ms Head load start current 0.7 A for 50 ms
Power dissipation	10.5 W operating 4.0 W stand-by (motor off) 8.0 W motor on and desselect
Mechanical dimensions	

146.1 mm (5.75 in.)

190.0 mm (7.48 ir.)

1.4 ks

53.5 mm (2.11 in.) drive, 82.5 mm (3.25 in.) front panel

1.3.5 Mini-floppy Disk Drive Specifications

Heisht Derth Weisht

Width

#### GENERAL INFORMATION

CHAPTER 1

CHAPTER 1

1.3.6 Keyboard Specifications 

ASCII keys number 61 Outsut

8 × 8 + 6 × 1 matrix

Function keys number 16 Output

4 × 4 matrix

or mechanical

Contacts

"On" resistance

Physical dimensions

< 200 ohms 417 × 160 mm max (outline dim.)

screened mylar technology

IF1 IF2 IF3 IF4 IF5 IF6 IF7 IFB IF9 IF10IF11IF12IF13IF14IF15IF16I IESCI ! | \* | \* | \* | % | % | % | % | % | ( | ) | | = | ~ | | | } | DEL | I\_\_\_\_I\_I\_2\_I\_3\_I\_4\_I\_5\_I\_6\_I\_7\_I\_8\_I\_9\_I\_0\_I\_-\_I\_A\_I\_\\_I\_3\_I\_\_\_\_I I TABIDINIEIRITIYIUITIDIPI`ICI IBS IU/CI ICTR I IAISIDIFIGIHIJIKILI+IXI RET ILF I IRPTISHIFT IZIXICIVIBINIMI<I>I?ISHIFTI IBRKI 1 SPACE

1\_\_\_\_\_

advanta cartas data temas

Figure 1-4 Keyboard Assembly

1.3.7 Fower Supply Specifications

Input voltase	95 to 125 / 205 to 250 VAC 47 to 420 Hz single phase
Dutput voltages	+5 Vdc / 10 A, 2mV RMS ripple -12 Vdc / 1.0 A, 1 mV RMS ripple +12 Vdc / 5.0 A, 1 mV RMS ripple
Calibration ranse	+5 Vdc +/- 0.5 Vdc +/- 12 Vdc +/- 1.0 Vdc
Dver-voltage protection	5 Vdc autput - autput rise to 7 V reduced to 5 V or less within 50 microseconds
Fower fail	5 Vdc : +7 V / -0.5 V max
(Transients)	+12 Vdc : +17 V / -0.3 V max
Remote sense	5 Vdc output -
	compensate up to 0.5 Vdc drop
Operating temp.	0 to 70 des C - 70 % deratins between 50 and 70 des C
Dimensions	
Lensth	241.3 mm (9.5 in.)
Width	158.8 mm (6.25 iri.)

Heisht 127.0 mm (5.0 in.)

1.3.8 Enclosure Specifications 

Material Polsurethane, fire retardant

Dimensions Width

 
 Heisht
 280.0 mm (18.3 in.)

 Lensth
 640 mm (25.2 in.)
 465.0 mm (18.3 in.)

Weisht

6.300 ks

1.4 EQUIPMENT SUPPLIED

The EXORset 30 includes the functional units listed in paragraph 1.1 and described in paragraph 1.3 .

1.5 OPTIONAL EQUIPMENT

A number of separately available, optional memory modules, additional interface modules and E/PROM programmer module (up to three) may be added to the system simply by plussing them into the existing connectors of the main controller board. In addition to these modules, the user has the option of purchasing various types of line printers. Note that the use of some of the additional modules may require reprogramming of the EXORset address decoding PROMs. Note also that the modules without VXA/VUA selection jumpers will always respond in the map 2 of the EXORset.

Pase 01-15

### INSTALLATION INSTRUCTIONS AND INTERCONNECTION CONSIDERATIONS

#### 2.1 INTRODUCTION

This chapter provides the unpacking, inspection, installation, and interconnection instructions for the EXORset. This chapter also discusses the EXORset interconnection signals, as well as the jumper wire options.

#### 2.2 UNPACKING INSTRUCTIONS

Unpack the EXORset from its shipping carton and, referring to the packing list, verify that all of the items are present, including any of the options that may have been ordered. Save the packing materials for storing or reshipping of the system. If the shipping carton is damaged upon receipt, request that the carrier's agent be present while the system is being unpacked and inspected.

#### 2.3 INSPECTION

The EXORset should be inspected upon receipt for broken, damaged, or missing parts or any other physical or electrical damage.

BEFORE FIRST APPLYING POWER TO THE SYSTEM, check that all connectors are properly inserted (power, keyboard, floppy-disk, CRT) as well as the floppy-disk Controller Module and the optional modules, if any. Check also that all IC's are properly installed in their sockets.

#### 2.4 INSTALLATION INSTRUCTIONS AND INTERCONNECTIONS

Tables 2-1 to 2-12 list the pin assignments of the various connectors located on the EXORset boards and subassemblies. Refer to Chapter 7 for connectors and jumpers location.

#### EXORset Main Controller Board :

CONNECTOR	TYPE	NAME	TABLE
J01.	23-pin Flex-Tail or	ASCII Keyboard	Table 2-4
	50-pin Card-Edge		
J02	8-pin Flex-Tail	Function keys	Table 2-5
	20-pin Card-Edge		
J03	20-pin Card-Edge	RS-232C	Table 2-3
J04	50-pin Card-Edge	Printer	Table 2-2
J05	DIN	Audio-Cassette	Table 2-6
J06	CINCH	Video Display	Table 2-7
J07	2×43-Fin	EXORset Bus	Table 2-1
J08	2×43-pin	EXORset Bus	Table 2-1
J09	2×43-pin	EXORset Bus	Table 2-1
J10	2-pin	Audible Alarm	Table 2-8
PWR	10-pin	Power	Table 2-9

EXORset Mini-Floppy Disk Controller Board : 

CONNECTOR	TYPE	NAME	TABLE
P2	34-pin Card-Edge	Disk Interface	Table 2-12
P1	2x43-pin	EXORset Bus	Table 2-1

Mini-Floppy Disk Drive :

CONNECTOR	TYPE	NAME	TABLE
J1 J2	34-pin Card-Edse 4-pin	Disk Interface Power	Table 2-12 Table 2-11
Video Dis	Play :		

CONNECTOR	TYPE	NAME	TABLE
F'2	10-pin Card-Edge	CRT Input	Table 2-10

Keyboard Assembly :

CONNECTOR	TYPE	NAME	TABLE	
ASCII	23-pin Flex-Tail or	ASCII Output	Table	2-4
FUNCT	50-pin Card-Edge 8-pin Flex-Tail or	Function Keys	Table	2-5

20-pin Card-Edge

		<

Table 2-1 EXORset Expansion Bus Signals (J07, J08, J09)

PIN SIGNAL SIGNAL NAME AND DESCRIPTION


- +5 Vdc POWER Used for the system logic +5 Vdc 4 circuits and available to the user for prototype module requirements (10 amps tot. max).
- +5 Vdc +5 Vdc POWER - Same as above. B
- +5 Vdc +5 Vdc POWER - Same as above. C
- INTERRUPT REQUEST A low level sensitive TY. TRQ input signal to the MPU used to request generation of an MPU interrupt sequence. The MPU will wait until it completes the instruction beins executed before it recognizes the request. At that time, if the interrupt mask bit in the MPU Condition Code Resister is not set, the MPU will besin executing the interrupt sequence.

NON-MASKABLE INTERRUPT - A low soins edge NMT E sensitive input signal to the MPU used to request generation of a MPU non-maskable interrupt sequence. The MPU will wait until it completes the instruction beins executed before it recognizes the request. At that time, regardless of the logic state of the Interrupt Mask Bit in the MPU Condition Code Register, the MPU will begin executing the non-maskable interrupt.

- VALID MEMORY ADDRESS This signal is F VMA connected to +5V in the EXORset.
- Н NOT USED - Reserved for system expansion. ----
- ENABLE Clock signal generated by the clock J E circuitry on the EXORset Main Controller Board. E is similar to phase 2 clock in 6800 systems.
- GROUND Power ground for +/- 12 Vdc. K GND
- MEMORY CLOCK Unsated, TTL level E clock MEMCLK L., signal.
- M -12Vdc -12 Vdc POWER - Used for system logic and available to the user for custom designed prototype modules (1.0 A max).
- NOT USED N ----

P BA BUS AVAILABLE - This signal, decoded with Bus Status (BS) indicates the MPU state :

		BS BA
		0 0 Normal
		0 1 Interrupt Acknowledse
		1 0 Sync. Acknowledge
		I I Halt or bus Grant
	MEMRDY	MEMORY READY - Not used in the EXORset.
1.00		HEROKI KEADI NOC USED III CHE EXOKSEC.
S	LIC	LAST INSTRUCTION CYCLE - Not used in the EXORset.
т	+12Vdc	+12 Vdc POWER - Used for the system logic and available to the user for custom designed prototype modules (5.0 A max).
U	STANDBY	STANDBY POWER - Not used in the EXORset.
V	PWRFAIL	POWER FAIL - Not used in the EXORset
W	PARITY	PARITY ERROR - Not used in the EXORset.
x	GND	GROUND
Y	GND	GROUND
Z	GND	GROUND
Anot	FIRQ	FAST INTERRUPT - A low level sensitive input

FAST INTERRUFT - A low level sensitive input to the MPU used to request generation of an MFU fast interrupt sequence. The MPU will wait until it completes the instruction being executed before it recognizes the request. At that time, if the fast interrupt mask bit in the MPU Condition Code Resister is not set, the MPU will besin executing the fast interrupt sequence.

GROUND Enot GND

Cnot RAS

ROW ADDRESS STROBE - This signal, generated by the EXORset Main Controler Board is used to control the 16K RAM block located on the Floppy-Disk Controller Board. This signal is only connected to the first (J07) bus expansion connector.

between the MPU and all other plus-in modules

Driot CAS COLUMN ADDRESS STROBE - Same as RAS above.

Enot EAHL ADDRESS HIGH/LOW - Same as RAS above .

Fnot ----USER DEFINED - This signal may be used for custom modules.

Hnot D3not DATA (bit 3) - One of 8 bi-directional data lines used to provide a two-way data transfer

EXORSET USER'S GUIDE

	이 이 집 것 같아요. 이 것 같아요. 집 같이 있는 것 같아요.		
	within the system. The data bus drivers on the other modules are in their off or high impedance state except when selected during a memory read or write operation.	6	R∕₩
Jriot D7riot	DATA (bit 7) - Same as D3not on pin Hnot.		
Knot D2not	DATA (bit 2) - Same as D3not on pin Hnot.		
Lnot D6not	DATA (bit 6) - Same as D3not on pin Hnot.		
Mnot A14	ADDRESS (bit 14) - One of the 16 address lines from the MPU that permits the MPU to select any addressable memory location within the EXORset.	7	Qout
Nnot A13	ADDRESS (bit 13) - Same as A14 above.	8	GND
Fnot A10	ADDRESS (bit 10) - Same as A14 above.	9	GND
Rnot A9	ADDRESS (bit 9) - Same as A14 above.	10	VUA
Snot A6	ADDRESS (bit 6) - Same as A14 above.		
Tnot A5	ADDRESS (bit 5) - Same as A14 above.		
Unot A2	ADDRESS (bit 2) - Same as A14 above.	11	-12Vdc
Vnot Al	ADDRESS (bit 1) - Same as A14 above.		
Wnot GND	GROUND	12	REFREQ
Xnot GND	GROUND	1.	
Ynot GND	GROUND	1.1.1.1.1.1.1	
1 +5 Vdc	+5 Vdc POWER - Used for the system logic	13	REFGNT
	circuits and available to the user for prototype module requirements (10 A total	14	DEBUG
	max).	15	TSG
2 +5 Vdc	+5 Vdc FOWER - Same as above.	1.6	+12Vdc
3 +5 Vdc	+5 Vdc FOWER - Same as above.		
4 G/H	GO/HALT - When this input to the MPU is in the high state, the MPU will fetch the instruction	17	STANDBY
	addressed by the program counter and start instruction execution. When low, all activity	18	CLOCK
	in the MPU will be halted. This input is level	19	VXA
5 RESET	RESET - This buffered input signal to the MPU is used to restart the EXORset when power is		
	initially applied. Restart occurs on the low-to-high transition of the RESTART signal.	20	GND
	If the RESTART pushbutton switch, located on the Main Controller Board, is depressed while	21	GND
	the system is operating, the low-to-high	22	GND

transition of the RESET signal will cause the

MPU to execute the EXORbus restart routine or the restart routine indicated by the user. READ/WRITE - This signal is generated by the

	operation. The normal standby state of this signal is read (high). Additionally, when the MFU is halted, this signal will be in the read state.
Qout	Qout - A quadrature clock signal generated by the MPU which leads the E (enable) signal.
GND	GROUND - Power ground for +/-12Vdc.
GND	GROUND - Power ground for +/-12Vdc.
VUA	VALID USER'S (ALTERNATE MAP) ADDRESS - This signal, along with VXA, allows all additional modules to respond to either address map 1 or address map 2. This signal is controlled by the EXORbug monitor.
-12Vdc	-12Vdc POWER - Used for the system logic circuits and available to the user for custom designed prototypes modules (1.0 A max).
REFREQ	REFRESH REQUEST - Not used in the EXORset. Due to its design concert, the EXORset does not provide the carability of stretching the clock, thus do not allow the use of cycle stealing mode of dynamic memory refresh .
REFGNT	REFRESH GRANT - Same remark as above.
DEBUG	DEBUG - Not used in the EXORset.
TSG	THREE-STATE GRANT - Not used in the EXORset.
+12Vde	+12Vdc POWER - Used for the system logic circuits and available to the user for prototype module requirements.
STANDBY	STANDBY POWER - Not used in the EXORset.
CLOCK	CLOCK - Not used in the EXORset.
VXA	VALID EXECUTIVE (ALTERNATE MAP) ADDRESS - This signal, along with VUA, allows all additional modules to respond to either address map 1 or address map 2.
GND	GROUND
GND	GROUND

GROUND

CHAPTER 2

Table 2-2 Parallel I/O Connector Pin Assignments (J04)

	STATUS - This signal, decoded with Bus able (BA) indicates the MPU state :
	BS
	0 Normal
9	1 Interrupt Acknowledse
	0 Sync. Acknowledse
and make will same itself	
24 GND GROUN	
	DEFINED - This signal line may be used
for c	ustom modules.
26 USER I	DEFINED - Same as above.
27 USER I	DEFINED - Same as above.
28 USER I	DEFINED - Same as above.
29 Dinot DATA	(bit 1) - Same as D3not on pin Hnot.
30 D5not DATA	(bit 5) - Same as above.
31 D0not DATA	(bit 0) - Same as above.
32 D4not DATA	(bit 4) - Same as above.
33 A15 ADDRE	SS (bit 15) - Same as A14 on pin Mnot.
34 A12 ADDRE	SS (bit 12) - Same as above.
35 A11 ADDRE	SS (bit 11) - Same as above.
36 A8 ADDRE	SS (bit 8) - Same as above.
37 A7 ADDRE	SS (bit 7) - Same as above.
38 A4 ADDRE	SS (bit 4) - Same as above.
39 A3 ADDRE	SS (bit 3) - Same as above.
40 A0 ADDRE	SS (bit 0) - Same as above.
41 GND GROUN	D
42 GND GROUN	D
43 GND GROUN	D

susting appointing county starsain

PIN	SIGNAL	SIGNAL NAME AND DESCRIPTION
1	INPUT	INPUT PRIME - A low-level output signal which clears the printer buffer and initializes the logic. (Not used by all printers).
3	GND	GROUND - Frinter interface ground.
5	FAULT	FAULT - A low-level input signal that indicates a printer fault condition such as paper empty, light detect, or a desselect condition. (Not used by all printers).
7	GND	GROUND - Same as pin 3.
9	PB7	PERIPHERAL DATA LINE (PB7) - Audio-cassette Receive Data.
11	PB6	PERIPHERAL DATA LINE (PB6) - Audio-cassette Transmit Data.
1.3	PBS	PERIPHERAL DATA LINE (PB5) - Free.
15	FB4	PERIPHERAL DATA LINE (PB4) - Free.
1.7	PB3	PERIPHERAL DATA LINE (PB3) - Free.
19	BUSY	BUSY - An input signal indications that the printer cannot receive data.
21	OUT-PP	OUT OF PAPER - A high-level input indicating the printer is out of paper.
23	SEL	SELECT - A high-level input signal indicating that the printer is selected.
25	PD8	PERIPHERAL DATA LINE (PD8) - Output data to printer from PA7 of PIA.
27	FD7	PERIPHERAL DATA LINE (PD7) - Same as pin 25 except bit A6.
29	PD6	PERIFHERAL DATA LINE (FD6) - Same as pin 25 except bit A5.
31	PD5	PERIFHERAL DATA LINE (PD5) - Same as pin 25 except bit A4.
33	PD4	PERIPHERAL DATA LINE (PD4) - Same as pin 25 except bit A3.
35	PD3	PERIPHERAL DATA LINE (PD3) - Same as pin 25 except bit A2.

----

------

Page 02-08

EXORSET USER'S GUIDE

INTALLATION INSTRUCTIONS AND INTERCONNECTIONS

37	PD2	PERIPHERAL DAT except bit A1.	TA LINE (PD2) - S	ame as	pin 25		Tabl	le 2-3 RS-232C Interface Signals (JO3)
39	PD1	PERIFHERAL DATA except bit A0.	A LINE (PD1) — Same	as F	•in 25	PIN	SIGNAL	SIGNAL NAME AND DESCRIPTION
41	GND	GROUND - Same a	as pin 3.					
43	DATASTE	DATA STROBE	- A 1.0 microsecond data from the MPU t	l outsut	rinter	1	GND	GROUND
		logic.			a second a second	2		NOT USED
45	GND	GROUND - Same a				з	TXDATA	TRANSMITTED DATA - An RS-232C compatible
47		ACKNOWLEDGE	- A low-level	input	pulse isto			serial data input to the Receive Data (Rx Data) input of the ACIA (modem configuration).
		memory or the	e input of a c end of a functional	opera	tion.	4		NOT USED
49	GND	GROUND - Same	as pin 3.			5	R×DATA	RECEIVED DATA - An RS-232C compatible serial
A11	even numbe	rs (2-50) : GRO	UND.					data output from the Transmitted Data (Tx Data) output of the ACIA (modem
	0-0104	No. See . Anne .						configuration).
MAT	THE CONNECT					6		NOT USED
3m	3415-0001 6	equivalent.				7	RTS	REQUEST TO SEND - A jumper-enabled RS-232C
					the set of			compatible output used to request that a peripheral or modem begin sending data. This
								output is connected only when Micromodule 11
								is being used to provide a translation from RS-232C to 20 mA neutral current loop.
						o		
		nia amerikany				8		NOT USED
					1111	9	CTS	CLEAR TO SEND - A high level RS-232C compatible output used to constantly enable
					12			the peripheral input/output device.
						10		NOT USED
					5		0.00	
						11	DSR	DATA SET READY - A high level RS-232C compatible output used to constantly enable
								the peripheral input/output device.
						12		NOT USED
						13	GND	GROUND
					bd .	1.4	DTR	DATA TERMINAL READY - An RS-232C compatible
							D'IN	input used to provide automatic control of the
					E A			transmitting end of a communication link by inhibiting the Transmit Data Register Empty (TDRE) status bit in the ACIA.
					10 A 10	15	SIGDET	SIGNAL DETECT - A high level RS-232C
							sation variation. I	compatible output line used to constantly
					a			enable the peripheral input/output device.
						16	45V	+5 Vdc - Not normally used. Available for

Page 02-10 XORSET USER'S GUIDE

#### CHAPTER 2 INTALLATION INSTRUCTIONS AND INTERCONNECTIONS

CHAPTER 2

Micromodule 11.

17	GND	GROUND
18	-12V	-12 Vdc - Not normally used. Available for Micromodule 11.
19	GND	GROUND
20	+12V	+12 Vdc - Not normally used. Available for Micromodule 11.

MATING CONNECTOR : 3M 3461-0001 or equivalent.

Table 2-4 ASCII Keyboard Connector Pin Assignments (J01,Keyboard Assembly)

FLEX-TAIL PIN	CARD-EDGE PIN	NAME
1	45	Row 0
2	43	Row 2
3	41	Row 4
4	39	GND for ctrl keys (column 8)
5	37	RPT (Row F)
6	35	Row 6
7	33	CTRL (Row E)
8	31	Row 7
9	29	SHIFT (Row I)
10	27	SHIFT LOCK (Row J) (not used)
11	25	Column 0
12	23	Column 1
13	21	Column 2
14	19	Column 3
15	17	Column 4
16	15	Column 5
17	13	Column 6
18	11	Column 7
19	9	NUM PAD (Row G) (not used)
20	7	U/C (Row H)
21	5	Row 5
22	3	Row 3
23	1	Row 1

#### MATING CONNECTOR :

Flex-Tail : 23-pin PCI M-1255 or MOLEX 4850 or equivalent Card-edse : 3M 3415-0001 or equivalent.

#### CHAPTER 2 INTALATION INSTRUCTIONS AND INTERCONNECTIONS CHAPTER 2

Table 2-5 Function Keys Connector Pin Assignments (J02,Keyboard Assembly)

PIN	-TAIL	CARD-EDGE PIN	NAME	ALCOLOGY ALCA	3 	
1		15				
2		13	Row C			
з		11 2 1003	Row B			
4		9	Row D			
5		7	Column	A		
6		5	Column	B		
7		3	Column	D		
8		1	Column	C		
		Ppin PCI M-125 M 3461-0001 or				
Card	Edse : 3	M 3461-0001 or	equivale	nt.		
Card 	-Edse : 3	M 3461-0001 or	equivale	nt.		
Card Tabl	-Edse : 3	M 3461-0001 or lio-Cassette DI	equivale	nt. or Pin	Assignments	(J05
Card Tabl	-Edse : 3	M 3461-0001 or lio-Cassette DI	equivale	nt. or Pin		(J05
Card Tabl FIN	-Edsle : 3 e 2-6 Aud SIGNAL	M 3461-0001 or lio-Cassette DI SIGNAL NAME RECORD - Aud	equivale N Connect AND DESCR	or Pin IFTION	Assignments	(J05
Tabl FIN	-Edsle : 3 e 2-6 Aud SIGNAL	M 3461-0001 or No-Cassette DI SIGNAL NAME (	equivale N Connect AND DESCR io signal Audio	nt. or Pin IPTION to the	Assignments e audio-cass	(J05

Table 2-7 Composite Video Connector Fin Assignments(J06)

1 2	VID GND	VIDEO OUT - Composite video out GROUND	(141) (141) (141)	. diam
	21.0 j.	AND AND A CONTRACT OF A DATA	-03	
т			ents (	J10)
т		Audible Alarm Connector Pin Assisnm	ients (	J10)
	able 2-8	Audible Alarm Connector Pin Assignm	08624	
T		Audible Alarm Connector Pin Assignm	ents (	
	able 2-8	Audible Alarm Connector Pin Assignm	08624	
	able 2-8	Audible Alarm Connector Pin Assignm	08624	

#### Table 2-9 Main Controller Board Power Connector (PWR)

FIN	SIGNAL	WIRE COLOR
		and the second
1.	+5 Vde	Red
2	+5 Vde	Red
3	+5 Vdc sense	Red
4	+12 Vdc return	Oranse
5	+5 Vdc sense return	Black
6	-12 Vdc return	Green
7	+5 Vdc return	Black
8	-12 Vdc	Blue
9	+5 Vdc return	Black
10	+12 Vdc	Red / White

MATING CONNECTOR : AMP 1-480285-0 or equivalent.

#### CHAPTER 2 INTALLATION INSTRUCTIONS AND INTERCONNECTIONS

CHAPTER 2

Table 2-10 Video Display Connector Pin Assignments (P2)

Table 2-12 Mini-Floppy Disk Drive Signal Connector Pin Assignments (J1)

PIN	SIGNAL	SIGNAL NAME AND DESCRIPTION
1	GND	GROUND - Video signal return
2	RB	REMOTE BRIGHTNESS - 200 kohm pot, terminal 1
3	RB	REMOTE BRIGHTNESS - 200 kohm pot. terminal 2
4	RB	REMOTE BRIGHTNESS - 200 kohm pot, cursor
5		N.C Not connected
5	TTLH	TTL HORIZ. SYNC. IN - Not used.
7	+124	+12 V - +12 V power in.
8	VID	VIDEO IN - Composite video in.
9	TTLV	TTL VERT. SYNC. IN - Not used.
10	GND	GROUND - +12 V power return
MP		or equivalent.
Tab	le 2-11 ⊦	iini-Disk Drive Power Connector Pin Assignments (J5)
FIN		(J5)
PIN	SIGNAL	(J5)
PIN	SIGNAL	(J5)
F'IN	SIGNAL +12 Vdc	(J5)
PIN 1 2	SIGNAL +12 Vdc +12 V re	(J5)
FIN 1 2 3	SIGNAL +12 Vdc +12 V re +5 Vdc r	(J5)
FIN 1 2 3	SIGNAL +12 Vdc +12 V re	(J5)
FIN 1 2 3	SIGNAL +12 Vdc +12 V re +5 Vdc r	(J5)
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5)
PIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5)
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
PIN 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) Pturn Peturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) eturn eturn CTOR : -0 with pins 60619-1 or equivalent.
FIN 1 2 3 4 MATI	SIGNAL +12 Vdc +12 V re +5 Vdc r +5 V.	(J5) Pturn Peturn CTOR : -0 with pins 60619-1 or equivalent.

PIN	SIGNAL	SIGNAL NAME AND DESCRIPTION
2	HDL	HEAD LOAD - This logic low level output signal is used to position the flexible diskette against the recording head.
4		NOT USED -
6	RDY	READY - This logic low level signal (senerated by the disk drive electronics) is used to indicate that the flexible diskette is inserted correctly into the disk drive, and that the dc voltage levels and disk speed is correct.
8	IDX	INDEX - A logic low level signal from the disk drive used to indicate the beginning of a track. This pulse occurs once per revolution of the diskette (200 ms period).
1.0	SEL.0	SELECT 0 - This logic low level signal is used to select drive 0.
12	SEL.1	SELECT 1 - Same as pin 10, except for drive 1.
14	SEL2	SELECT 2 - Same as pin 10, except for drive 2 (not used in the EXORset).
16	мот	MOTOR ON - This logic low signal is used to turn the drive(s) motor(s) on.
18	DIR	DIRECTION — This signal is used in conjunction with the STEP signal to move the R/W head from track to track. When this signal is a logic low level, the R/W head is moved to the lower numbered tracks (out). When this signal is a logic high level, the head moves to the higher numbered tracks (in). This signal must remain in the desired logic state during the duration of the STEP signal.
20	STF	STEP - This signal is used in conjunction with the DIRECTION signal to move the R/W head from track to track. A logic low level pulse causes the head to be moved one track (step) in the direction indicated by the DIRECTION signal.
22	WDT	WRITE DATA - This signal consists of logic low level pulses representing data to be recorded on the flexible diskette. Write current reverses direction on the leading edge of each pulse.

24	WGT	WRITE GATE - A logic low level signal used to enable recording of data on the flexible diskette. When this signal is a logic high level, reading data from the flexible disk is enabled.
26	TRZ	TRACK 0 - Losic low level signal used to indicate when the R/W head is positioned over track 0.
28	WPT	WRITE PROTECT - A losic low signal indicating that the diskette is write protected (write protect notch of the diskette left open).
	RDT	
32	(immin 1076)	NOT USED -
34		NOT USED -
		(1-33) : GROUND
MATI	ING CONNECT	FOR : Malana ha Barrist I ascend
3M 3	3463-0001 c	or equivalent.

INTALLATION INSTRUCTIONS AND INTERCONNECTIONS

2.5 JUMPER CONNECTIONS

Table 2-13 lists the Jumper connections of the Main Controller Board and Table 2-14 the jumpers connections of the Mini-Floppy Disk Controller Board, Figure 2-1 and Figure 2-2 show the location of the various jumpers on the boards.

Each jumper is pre-wired on the printed circuit, so that a default operation is defined. The printed circuit track should be cut and an alternate jumper installed only if a different function is desired. The pre-wired state of each Jumper is siven in parenthesis in the tables below.

Table 2-13 EXORset Main Controller Board Jumper Options

			FUNCTION
(OUT)			UHF modulator modulation polarity :
IN OUT			Negative modulation (CCIR TV standard) Positive modulation (French TV standard)
SW2-1 (OUT)	SW2-2 (OUT)		PIA1 data lines :
IN	X		PE6 available on J04 pin 11
X	IN		PE7 available on J04 pin 9
SW3-1	SW3-2	SW3-3	PIA1 B-side interrupt :
(OUT)	(OUT)	(OUT)	
N	OUT	OUT	to MPU NMI
OUT	IN	OUT	to MPU FIRQ
OUT	OUT	NI	to MPU IRQ
SW4-1	SW4-2	SW4-3	ACIA interrupt :
(OUT)	(OUT)	(OUT)	
N	OUT	OUT	to MPU NMI
OUT	IN	OUT	to MPU FIRQ
OUT	OUT	IN	to MPU IRQ
SW5-1	SW5-2	SW5-3	Micromodule 11 supply :
(OUT)	(OUT)	(OUT)	
IN	IN	IN	+5 Vdc, -12 Vdc, +12 Vdc available for Micromodule 11 on J03 pin 16, 18 and 20 respectively
SW6-1	SW6-2	SW6-3	PIA1 A-side interrupt :
(OUT)	(OUT)	(OUT)	
NI	OUT	OUT	to MFU NMI
OUT	IN	OUT	to MPU FIRQ
OUT	OUT	NI	to MFU IRQ
SW7-1	SW7-2	SW7-3	FTM interrupt :
(IN)	(OUT)	(OUT)	
N	OUT	OUT	to MPU NMI
OUT	IN	OUT	to MPU FIRQ
OUT	OUT	IN	to MPU IRQ

SW8-1 (OUT)	SW8-2 (IN)		RS-232C interface :
IN	OUT	OUT	SIGDET is input to ACIA DCD
OUT	IN	OUT	SIGDET is output and high level
OUT	OUT	IN	RTS is available on J03 pin 7
	4		Graphic RAM base address :
		to antit h	states and 18 K . Rep.
1-4		1-3	0000 4000
1-4			
2-4		<b>1-3</b>	8000)
SW10-1 (OUT)	SW10-2 (IN)		2K/4K E/ROM option :
OUT	TAL		24 E (DOM device in sector 114
OUT IN			2K E/ROM device in socket U14
	OUT		4K E/ROM device in socket U14
SW11-1 (OUT)	SW11-2 (IN)		2K/4K E/ROM option :
OUT	Th		2K E/ROM device in socket U16
IN			4K E/ROM device in socket U16
			4K E/RUM GEVICE IN SOCKET UI6
SW12-1	SW12-2		2K/4K E/ROM option :
(OUT)	(IN)		
OUT	TAI		2K E/ROM device in socket U18
IN			
TLA			4K E/ROM device in socket U18
	SW13-2		2K/4K E/ROM option :
(OUT)	(IN)		
ошт	TN		2K E/ROM device in socket U20
TN	IN OUT		4K E/ROM device in socket U20
SW14-1 (OUT)	SW14-2 (IN)		2K/4K E/ROM option :
OUT	IN		2K E/ROM device in socket U31
IN			4K E/ROM device in socket U31
	SW15-2		2K/4K E/ROM option :
	(IN)		2K/ TK E/ KUM OPTION +
			SALE TRACK STREET STREET STREET STREET ST
OUT			2K E/ROM device in socket U22
IN	OUT		4K E/ROM device in socket U22
	SW16-2		2K/4K E/ROM option :
(OUT)			2K/4K E/RUM OPtion :
	IN		2K E/ROM device in socket U33
IN	OUT		4K E/ROM device in socket U33

CHAPTER 2

	SW17-2 (OUT)		Address decode PROMs select :	SW23-1 (OUT)	SW23-2 (OUT)	SW23-3 (IN)	FIA2 A-side	e interrupt	:	
			PROM chip select to GND PROM only selected during MPU access	IN OUT OUT	OUT IN OUT		to MPU IRQ to MPU FIRC to MPU NMI			
			EXORset initialization at power-up :							2-340
5017	(0017	(001)			SW24-2		Audio-casse selection :			al phase
	××	×	80 characters / line display 40 characters / line display	(OUT)	(IN)					
	OUT	x	50 Hz (EUR)	IN	OUT		playback si			
	IN	X	60 Hz (USA)	OUT	IN		playback si			
	x	OUT	MAP 1							
	X	IN					NOTE : sc the recorde	me cassett d signal,	e recorde therefor	rs invert e jumper
119-1	SW19-2 (TN)	SW19-3	PIA3 A-side interrupt :		19	di d	SW24 allows	for prope	r phase r	ecovering
	STO Not	ton of a	THE WAR AND THE WAR AND THE	SW25-1	SW25-2	SW25-3	Non-standar	d bus side	ale !	
1	OUT	OUT		(OUT)	(OUT)	(OUT)	11011 2001001			
JT	IN	OUT	to MPU NMI							
JT	OUT	IN	to MPU IRQ	OUT	OUT	OUT	· · · · · · · · · · · · ·			
			PIA3 B-side interrupt :				RAS', CAS',		J07, J08,	
	OUT	OUT	to MPU FIRQ	1						
	IN	OUT	to MPU NMI							
	OUT	IN	to MPU IRQ	1						
-1	SW21-2	SW21-3	Keyboard encoder language selection :							
)	(OUT)						Constant Spail 1			
г	OUT	OUT	English							
	IN	OUT	Spanish							
		IN	German <sup>20</sup> 3 MS							
		IN								
	IN	IN	Norwesian / Danish							
	IN	IN	French							
			NOTE : for other languages than english							
			(standard), the character generator and							
			the keyboard key tops must be changed accordingly.							
	0100 0	0100 0	PIA2 B-side interrupt : (MCD (100)	A CONTRACT OF						
	SW22-2 (OUT)	SW22-3 (IN)								
		o kir, age								
	OUT	OUT	to MPU IRQ							
	IN	OUT	to MPU FIRQ							
r 	OUT	IN	to MPU NMI							

Page 02-22

Page 02-23

CHAPTER 2

INTALLATION INSTRUCTIONS AND INTERCONNECTIONS

CHAPTER 2

Table 2-14 EXORset Mini-Floppy Disk Controller Board Jumper

SWA-1 (OUT)			Low current signal :
IN			to F2 pin 34 (provision for norm. drives) if mini-floppy drives are used
OUT			17 MINI-FIOPPS GRIVES are used
SWA-2 (OUT)			Optional drive 3 :
IN OUT			SELECT3 signal to P2 pin 4 not connected
SWA-5		d write i	FDC clock select :
N N			1 MHz clock to FDC (provision for normal drive) 500 KHz clock to FDC (mini-floppy)
SWA-7 (OUT)	SWA-E (IN)	3	MEMCLK / E select :
IN OUT			MEMCLK signal to FDC / clock divider E signal to clock divider
			16K RAM base address select :
	SWB-3 (IN)		SWE-1 (OUT)
IN IN (		IN	OUT 0000 IN 4000
	IN	IN	OUT 8000
OUT	IN	OUT	IN C000

SWC-8	SWC-7	SWC-6	SWC-5	SWC-4	SWC-3	SWC-2	SWC-1	
(OUT)	(IN)	(OUT)	(IN)	(OUT)	(IN)	(IN)	(OUT)	
CN	OUT	IN	OUT	IN	OUT	IN	OUT	0000
CN	OUT	IN	OUT	IN	OUT	OUT	IN	1000
CN .	OUT	IN	OUT	OUT		IN	OUT	2000
CN	OUT	IN	OUT	OUT	IN	OUT	IN	3000
CN	OUT	OUT	IN	IN	OUT			4000
CN	OUT	OUT	IN	IN	OUT		IN	5000
CN	OUT	OUT	IN	OUT	IN	IN	OUT	6000
CN	OUT	OUT	IN	OUT	IN			7000
TUC	IN	IN	OUT	IN	OUT	IN		8000
JUT	IN	IN	OUT	TN	OUT	OUT	IN	9000
JUT	IN	IN	OUT	OUT	IN	IN	OUT	A000
TUC		IN			IN		IN	
TUC	IN	OUT	IN	IN	OUT	IN		C000
JUT	IN	OUT	IN	IN	OUT		IN	D000
DUT	IN	OUT	IN		IN			E000
JUT	IN	OUT	IN	OUT	IN	OUT	IN	F000
	SWD-:			EADY so	elect :	12 . 25		
(DUT) IN	(IN) OUT		RE	EADY s		ted o		(for drive
(OUT) (N	(IN)		RE W: RE	EADY s ithout EADY s:	senerat READY isnal 1	ted o signa from t	l) he drive	
(OUT)	(IN) OUT		RE W1 RE	EADY s ithout EADY s:	senerat READY isnal 1	ted o signa from t t :	l) he drive	
	(IN) OUT IN		RE WI RE Ma	EADY s ithout EADY s:	senerat READY isnal 1	ted o signa from t t :	l) he drive	
OUT) IN DUT GWD-3	(IN) OUT IN SWD-4		RE W: RE Ma SWD-8	EADY s ithout EADY s:	senerat READY isnal 1	ted o signa from t t :	l) he drive	
	(IN) OUT IN SWD-4	SWD-7	RE W: RE Ma SWD-8	EADY s ithout EADY s ap ass:	Senerat READY isnal 1 isnment FDC a	ted or signa from th t : and dis	1) he drive sk drive	
соцт) м. ОЦТ СЦИЗ ОЦТ )	(IN) OUT IN SWD-4 (OUT) OUT	SWD-7 (DUT) IN	RE WI RE Ma SWD-8 (IN) OUT	EADY s ithout EADY s ap ass:	Senerat READY isnal 1 isnment FDC a 16K F	ted on signal from th t : and dis	1) he drive sk drive map 2	r irıma≫ 1
соцт) м. ОЦТ СЦИЗ ОЦТ )	(IN) OUT IN SWD-4 (OUT)	SWD-7 (OUT)	RE W: RE Ma SWD-8 (IN)	EADY s ithout EADY s ap ass:	senerat READY isnal 1 isnment FDC a 16K F FDC a	ted on signal from th t : and dis RAM in and dis	1) he drive sk drive map 2 sk drive	
N N NUT SWD-3 OUT OUT N N	(IN) OUT IN SWD-4 (OUT) OUT	SWD7 (OUT) IN OUT	RE W3 RE Ma SWD-8 (IN) OUT IN	EADY s ithout EADY s ap ass:	senerat READY istral 1 istrment FDC a 16K F FDC a 16K F	ted on signa from t t : and dis RAM in and dis RAM in	l) he drive sk drive map 2 sk drive map 1	г ігі тар 1 г ігі тар 2
N N NUT SWD-3 OUT OUT N N	(IN) OUT IN SWD-4 (OUT) OUT	SWD-7 (DUT) IN	RE WI RE Ma SWD-8 (IN) OUT	EADY s ithout EADY s ap ass:	seneral READY isnal 1 isnment FDC a 16K F FDC a 16K F FDC a	ted on signa from t from t t : and dis XAM in and dis XAM in and dis	1) he drive sk drive map 2 sk drive map 1 sk drive	r irıma≫ 1
N N N N N N N N N N	(IN) OUT IN SWD-4 (OUT) OUT OUT IN	SWD-7 (OUT) IN OUT IN	RE W: RE Ma SWD-8 (IN) OUT IN OUT	EADY s ithout EADY s ap ass:	Seneral READY isnal 1 isnment isnment isnment 16K F FDC a 16K F FDC a 16K F	ted on sisha from t t : and dis XAM in and dis XAM in XAM in	1) he drive map 2 sk. drive map 1 sk. drive map 2	г іп тар 1 г іп тар 2 г іп тар 2
OUT ) N DUT OUT OUT ) N N UUT	(IN) OUT IN SWD-4 (OUT) OUT	SWD7 (OUT) IN OUT	RE W3 RE Ma SWD-8 (IN) OUT IN	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a	ted on signat from t t : and dig XAM in and dig XAM in and dig XAM in and dig	1) he drive map 2 sk drive map 1 sk drive map 2 sk drives	г ігі тар 1 г ігі тар 2
OUT ) NUT OUT OUT ) N N N UUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN	SWD7 (OUT) IN OUT IN OUT	RE RE SMD-8 (IN) OUT IN OUT IN	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F	ted on signal from th t : and dis XAM in and dis XAM in and dis XAM in and dis XAM in	1) he drive map 2 sk drive map 1 sk drive map 2 sk drive map 1	г іп тар 1 г іп тар 2 г іп тар 2 г іп тар 1
OUT ) NUT OUT OUT ) N N N UUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN	SWD-7 (OUT) IN OUT IN	RE W: RE Ma SWD-8 (IN) OUT IN OUT	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F	ted on signal from t from t t : and dis XAM in and dis XAM in and dis XAM in and dis	1) he drive map 2 sk. drive map 1 sk. drive map 2 sk. drive map 1 sk. drive map 1 sk. drive	г іп тар 1 г іп тар 2 г іп тар 2
OUT AUT AUT AUT AUT AUT AUT AUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN	SWD7 (OUT) IN OUT IN OUT	RE RE SMD-8 (IN) OUT IN OUT IN	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F	ted on signa: from ti from ti t : and dis XAM in and dis XAM in and dis XAM in and dis XAM in and dis XAM in and dis XAM in	1) he drive map 2 sk. drive map 1 sk. drive map 2 sk. drive map 2 sk. drive map 1 sk. drive map 1 sk. drive	r in map 1 r in map 2 r in map 2 r in map 1 r respond
OUT AUT AUT AUT AUT AUT AUT AUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN	SWD7 (OUT) IN OUT IN OUT	RE RE SMD-8 (IN) OUT IN OUT IN	EADY s ithout EADY s ap ass:	FDC a isinal t FDC a isinal t isinal t isinal t isinal fDC a isk F FDC a isk F FDC a isk F FDC a isk F FDC a isinal fFDC a isinal t fFDC a isi	ted on signal from t t : and dig XAM in and dig XAM in and dig XAM in and dig XAM in and dig XAM in and dig XAM in	1) he drive map 2 sk. drive map 1 sk. drive map 2 sk. drive map 1 sk. drive map 1 sk. drive map 1 sk. drive	r in map 1 r in map 2 r in map 2 r in map 1 r respond r 2
OUT AUT AUT AUT AUT AUT AUT AUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN	SWD7 (OUT) IN OUT IN OUT	RE RE SMD-8 (IN) OUT IN OUT IN	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a 16K F FDC a	ted on signa: from t t : and dis kAM in and dis kAM in and dis kAM in and dis kAM in and dis kAM in and dis kAM in and dis	1) he drive map 2 sk. drive map 1 sk. drive map 2 sk. drive map 2 sk. drive map 1 sk. drive map 1 sk. drive	r in map 1 r in map 2 r in map 2 r in map 1 r respond r 2
CN CN CN CN CN CN CN DUT DUT DUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN OUT	SWD7 (OUT) IN OUT IN OUT X	RE RE SHD-8 (IN) OUT IN OUT IN X	EADY s ithout EADY s ap ass:	FDC a isinal t FDC a isinal t isinal t isinal t isinal fDC a isk F FDC a isk F FDC a isk F FDC a isk F FDC a isinal fFDC a isinal t fFDC a isi	ted on signa: from t t : and dis kAM in and dis kAM in and dis kAM in and dis kAM in and dis kAM in and dis kAM in and dis	1) he drive map 2 sk. drive map 1 sk. drive map 2 sk. drive map 1 sk. drive map 1 sk. drive map 1 sk. drive	r in map 1 r in map 2 r in map 2 r in map 1 r respond r 2
CN CN CN CN CN CN CN DUT DUT DUT	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN	SWD7 (OUT) IN OUT IN OUT	RE RE SMD-8 (IN) OUT IN OUT IN	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K F	ted on signal from th t : and dis and and and and and and and and and and	1) he drive map 2 sk. drive map 1 sk. driven map 1 sk. driven map 1 sk. driven map 1 on SWD-:	r in map 1 r in map 2 r in map 2 r in map 1 r respond r 2
300T> 300T 300T 300T> 300T 300T 300T 300	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN OUT	SWD7 (OUT) IN OUT IN OUT X	RE RE SHD-8 (IN) OUT IN OUT IN X	EADY s ithout EADY s ap ass:	FDC a isinent FDC a isinent FDC a isinent FDC a isine FDC a isine fFDC a isine fFDC a isine fFDC a isine fFDC a isine fFDC a isinent fFDC a isinent isinent fFDC a isinent fFDC a isinent	ted on signal from t t : and dig XAM in and din and dig XAM in and dig XAM in and dig XAM in And dig XAM in And	1) he drive map 2 sk. drive map 1 sk. driven map 1 sk. driven map 1 on SWD: sk. driven	r in map 1 r in map 2 r in map 2 r in map 1 r respond r 2 7
(OUT) CN DUT SWD-3	(IN) OUT IN SWD-4 (OUT) OUT OUT IN IN OUT	SWD7 (OUT) IN OUT IN OUT X	RE RE SHD-8 (IN) OUT IN OUT IN X	EADY s ithout EADY s ap ass:	FDC a 16K F FDC a 16K C FDC a 0 C 2 SWD-4	ted on signa; from t t t and dig AAM in and din and dig AAM in an and dig AAM in and dig AAM in and dig AAM in	1) he drive map 2 sk. drive map 1 sk. drive map 1 sk. drive map 1 sk. drive map 1 on SWD- sk. drive map 1 on on SWD- sk. drive	r in map 1 r in map 2 r in map 2 r in map 1 r respond r 2 7 r in map 1

FDC and disk driver base address :

Fase 02-24

CHAPTER 2

2.6 USE AS A TERMINAL I meaning want many the dealer with the

The user has the option of connecting the EXORset to a RS-232C compatible device (e.s. an EXORciser). The switch SW4-1 must be installed. To connect the EXORset to a 20 mA current loop device, use the Micromodule M68MM11 (RS-232C to TTY adapter). Refer to the M68MM11 manual for installation.

For a description of the signals available on the RS-232C connector, refer to Table 2-3.

The necessary cable is a 25-conductor flat cable with, at the EXORset end a : 

3M-3461-0001, 2 × 10-pin card edge connector (or equivalent) (conductors 21 to 25 not used)

and at the peripheral end a :

ANSLEY 501-659-2, 25-pin connector (or equivalent)

To switch the EXORset from the stand-alone mode of operation (off-line) to the terminal mode of operation (on-line), enter the command :

XCOM

To switch the EXORset from the terminal mode of operation (on-line) to the stand-alone mode of operation (off-line), enter the sequence :

ESC-0

CHAPTER 3

#### DPERATION

#### 3.1 INTRODUCTION

Information in this chapter is intended to familiarize the user with the location and function of the EXDRset controls. Directives to control the operation of the EXORset, control or modify the format of displayed data may be entered directly from the keyboard or via the communication interface. These directives are detailed in this charter.

#### 3.2 RESET CONTROL

The RESET pushbutton is located on the edge of the EXORset Main Controller Board. The RESET switch is used to reinitialize and restart the system. The RESET signal reinitializes also the keyboard encoder microprocessor and desselects the mini-floppy drives.

· creations to about statistications

#### 3.3 OPERATION CONTROLS

Table 3-1 lists the "ESCAPE' sequences (ESC key followed by the character corresponding to the desired command), the commands, and the special keys used to control the various modes of operation.

OPERATTON CHAPTER 3 Table 3-1 Deerstion Controls SPECIAL KEYS : ------U/C UPPER CASE - Upper case / Lower case ESCAPE SEQUENCES : characters toggle. RPT REFEAT - This key depressed together with any other key will cause the character to be ESC-B Background change togsle. repeated at a rate of about 15 Hz. ESC-C Erase from cursor position. BRK BREAK - The BRK key is used to ABORT (exit from) a program in the stand-alone mode of ESC-E Erase screen. operation. The control returns to EXORbug and prints the contents of the MPU resisters. ESC-F Display format togsle : 80 characters per line by 22 lines or 40 characters per line by 16 lines IF THE BREAK KEY HAS BEEN DEPRESSED ONLY ONCE, the aborted program can be re-entered by ESC-G Bell. typing the EXORbug command : ESC-H Cursor left one column. Participante de la la secta SP ESC-K Erase line where the cursor rests. This feature is specially important if the BREAK key has been depressed unintentionally ! ESC-L Cursor home. ESC-N Cursor right one column. ESC-0 Return from the terminal mode to the stand-alone mode of operation. ESC-S Alphanumeric mode on. ESC-T Alphanumeric mode off. ESC--U Cursor up one line. Cursar dawn ane line. ESC-V ESC-Y Graphic mode on. ESC-Z Graphic mode off.

#### DPERATION COMMANDS :

TMAP Address map togsle. EXORbud monitor displays a "." when the EXORset operates in map 1, and a ":" when the EXORset operates in map 2 (see CHAPTER 5 for the map 1 / map 2 definition).

XCOM Switch to the terminal mode of operation.

EXORSET USER'S GUIDE

#### 3.4 MINI-FLOPPY DISK OPERATION

There are no front panel controls on the mini-disk drive. Proper loading of the mini-disk is vital to the operation of the mini-disk and drive. Depress the front door in the middle to open the drive. Insert the mini-disk with label toward the door. Insure that the mini-disk is fully inserted before closing the door. It is important that the mini-disk be handled and stored properly. A damaged or contaminated mini-disk can impair or prevent recovery of data and can result in damage to the read/write head. In order to assure trouble-free operation and enhance the service life of the mini-disk, the following procedure for handling should be observed 1

- ---- Return the mini-disk to the protective Jacket when not in use.
- ---- Store the mini-disk vertically; do not stack.
- ---- Avoid exposing the mini-disk to any magnetizing force in excess of 50 dersted. (Note : the 50 dersted level of magnetizing force is reached at a distance of approximately 76 mm (3 inches) from a typical source, e.g. motors, generators, transformers).
  - ---- Do not store the mini-disk in direct sunlight; warping could result.
  - ---- Do not use a lead pencil or ballpoint pen to write on the label; use a felt tip pen and mark lightly on the label.

#### 3.5 OPERATOR TEST PROCEDURE AND SELF-TEST

The basic operation of the EXDRset can be validated by an operator- monitored series of checks and tests.

3.5.1 Deration Checks

When the EXDRset is powered up, and after a one-minute warmup, the screen should be blank, with following message apparing in the upper left-hand corner of the screen :

where J.k. is the monitor version and revision number.

The display format and address map in which the EXDRset initializes after the first power-on depends of the state of the jumpers SW18 (see CHAPTER 2, paragraph 2.5). With all SW18 jumpers left open (default condition), the EXORset initializes with 80 characters per line, 22 lines, upper case characters, white characters on black background, graphic mode off and address map 1.

Various characters can now be entered to check the character entry and display. Note that the EXORset is under EXORbus control, therefore no more than 19 characters can be entered on one line.

The user can now exercise all ESCAPE sequences, control commands, and srecial keys described in Table 3-1. Note that the ESC-D sequence can only be exercised when the EXORset is connected to a host computer via the RS-232C link.

When the graphic mode is switched on after the first FOWEr-on, the display shows the indeterminate (random) contents of the graphic memory. The graphic memory can be initialized by using the EXORbug "I" command :

.55/I BED ADDR XXXX 4000 END ADDR YYYY ZFFF

where 55 is the pattern to be written into the graphic memory (any other byte can also be chosen) and 4000, 7FFF are the lower and upper addresses of the graphic memory.

3.5.2 Disk Mini-Diagnostics

The disk driver E/RDM includes disk mini-diagnostic routines (described in CHAPTER 5, paragraph 5.3.4) and an interactive disk test program.

The following example illustrates how to invoke and use the interactive disk test program :

- .EAD2;G program entry point
- DRV ? 0 enter drive number : 0 or 1

S/C ? S enter 5 if the test is to be performed once (single test), enter C if the test is to be performed continuously.

DES ? N enter N if the test should be non-destructive: read and check data CRC, all diskette, enter Y if the test should be destructive (resent contents of the diskette will be lost) :

write data pattern E5, then read and check for CRC, all diskette

#### En pppp tt ss end of test message :

n is the error message number (see CHAPTER 5, Table 5-15) PPPP is the pass number (the number of times the test passes - 1) th is the track nb at the end of the test

ss is the sector nb +1 at the end of the test

An error-free, single test, should end with the message:

#### E0 0000 27 11

In the continuous mode, the program will only stop at the first error encountered (n not equal to 0).

3.5.3 Self-Test Fackade

A self test package allows the user to verify system performance, detect internal failures, and aid troubleshopting.

Of course, to run the self-test routines requires some parts of the E/RDM, RAM and a good portion of the processor itself be operating properly. Furthermore, if the diskette diagnostic is to be run, the system must be able to perform basic read/write operations. The disk driver resident interactive test (or the mini-diagnostic routines) may be used as a preliminary test.

3.5.3.1 System Requirements

The diagnostic is designed to run with the following minimum requirements :

- EXORbus system monitor
- The resident disk driver firmware
- (if the diskette is to be tested)
- RAM memory at locations 0000 through 00FF.
- The self-test programm (E/RDM or disk resident)

#### 3.5.3.2 Test descriptions

The diagnostic can be E/RDM or disk resident. In the case of E/RDM resident test program, the operator enters the program by typing the EXORDUS command nnnniG. The self-test program is position-independent, therefore nnnn corresponds to the first location of the E/RDM socket used.

If the program is disk resident, it can be loaded and executed via the XDOS command SELFTEST. If the user wants to relocate the program prior execution, the XDOS command LOAD SELFTEST.CM should be used, followed by the EXORbug "MV" (move) command. (Alternatively, the XDOS DUMP command can be used to alter the file's RIE).

Example :

=LDAD SELFTEST.CM .MU BEG XXXX 3000 END SYSH 37FF DEST 2222 0000

If the property the property of the second se

where 300D and 37FF are the beginning and ending addresses of the SELFTEST program after loading and uuuu the destination (relocation) address. To execute the program, enter the command : uuuufG.

Pase 03-06

EXORSET USER'S GUIDE

In response to the prompt (\*), one of six following tests may be run 1

#### A. Memory CRC check

This test, based upon the cyclic redundancy check, Permits to read and characterize the contents of a memory ranse by siving a unique signature. One can determine if an E/ROM or a loaded program matches with a known sood one.

In response to the prompt, the operator must issue a "C" and then enter the starting and ending addresses of the memory range he wants to test.

#### Example :

x and a second s C---CRC CHECK

BEG 1000 END 1FFF CRC 2D4A

E. Memory diagnostic 

This test permits to identify a bad RAM location. It is divided into three different tests :

\* Grand with this on Albin 3 water work deal-first here

- Walking address test

Bit pattern test

- Walking bit test terioge b000 total heuroblered Janth off or

The walking address test stores the most significant 8 bits of memory address in the even addressed byte and the least significant 8 bits of memory address in the odd addressed byte. The walking address test then verifies that all addresses are stored in the proper memory locations.

The bit pattern test stores a bit pattern into each memory location and then verifies the actual memory contents. The test is performed for each of the following hex patterns: FF, AA, 55, 00.

The walking bit test first clears all memory locations. One single bit is then set and shifted throughout the memory. After each shift, the bit uniqueness is tested by reading all others bits (which should remain zero).

In response to the prompt, the operator must issue an "M" and then enter the starting and ending addresses of the memory ranse to be tested. If an error occurs during the test, the wrons location address, the required correct value and the actual value are displayed.

าง				
Example :				
* MRam Check				
BEG 1000 END 1FFF				
1-WALKING ADD	) TEST			
2-BIT PATT TE 10F0 FF 23 10F4 AA 18	EST (FF,AA,55	,00)		
3-WALKING BIT				
<b>x</b>				
		adži selar		
Provide the Provide State				
C Lines Lines (in particular)				
			Star Street	

#### C. Keyboard test

This test insures that all the kews transmit the correct ASCII code.

In response to the prompt, the operator must issue a "K". The ASCII characters are displayed on the console. The operator must enter the displayed set of characters in any order. They will be deleted as soon as a match occurs.

Example :

w

K--KEYBOARD CHECK

#### TYPE ABCDEF

if the operator enters D, the following will be displayed on the same line :

TYPE :ABC EF

D. Diskette diagnostics

There are five tests which may be run on a selective basis or continuously.

CAUTION : REMOVE XDOS DISKETTE AND INSERT SCRATCH DISKETTE(S) INTO THE DRIVE(S) BEFORE EXECUTING DESTRUCTIVE TESTS !

#### D.1 Write/Read test (destructive)

Beginning with track #0, sector #1 of the selected drive, pseudo-random data is written/read one sector at a time until all the sectors have been tested. The same process applies to the alternate drive if it is selected. If a verify error occurs, the error message E0 followed by the drive, track and sector number will be displayed.

#### D.2 Read for CRC (non-destructive)

Starting with track #0, sector #1 of the selected drive, all the sectors are read for CRC only. If selected, the alternate drive will then be tested. If an error occurs, the drive, track and sector numbers are displayed.

D.3 Worse case track/sector access (non-destructive)

This test is used to insure track position reliability under worse case application. Besimning at track #0 sector #1, 10 sectors are read for CRC. Then the last 10 sectors of the last track are read for CRC. This process is repeated for the next 10 sectors in both directions, until all the sectors have been tested. The alternate drive is then checked if it 10 sectors are read to insure track overflow. Any error will be displayed as drive, track and sector number .

#### D.4 Worse case data pattern (destructive)

Beginning with track #0, sector #1 of the first selected drive, all the sectors are written with a worse case bit rattern ( 4DE2 ). They are then read back to check their CRC. This is then rereated for the alternate drive if it was selected. Any error will be displayed as drive, track and sector number .

and the second se

#### D.5 Sector/drive uniqueness (destructive)

Each contisuous sector is written with its own sector and drive unit number. The head is restored and each sector is read to insure uniqueness. The read partial sector is used to read 8 bytes only. If a uniqueness error occurs, it will display an EA followed by drive, track and sector number. If more than 8 bytes are read, the error code will be EB.

In response to the prompt, the operator issues a "D". The five possible tests are displayed, numbered from 1 to 5. The operator should first select the drive to be tested (D, 1 or Both). The operator must then answer the question "Do you want to run all the tests ?" with a Y or N. A "Y" answer will run all the tests, one after each other, continuously loopins until the break key is depressed. An "N" answer permits the operator to choose a specific test by entering the corresponding test number. After its completion, another test may be chosen or control may be returned to another EXORset test.

Example :

\* D----DISK CHECK

1-W/R TEST (DEST) 2-READ FOR CRC (NDN-DEST) 3-WST CASE TK/ST ACCESS (NON-DEST) 4-WST CASE DATA PATTERN (DEST) 5-SCT DRIVE UNIQUENESS (DEST)

X to said 50 bes laineited and

WHICH DRIVE (0,1,8) ? 0 ALL THE TESTS (Y/N) ? N

TEST # 1-W/R TEST (DEST)

ANOTHER TEST (Y/N) ? N

#### E. ACIA diagnostic

This diagnostic permits to check the send and receive functions of the ACIA. The only requirement is to connect the send and receive line together. The full ASCII character set is sent. After a character is sent, a check is done to verify that this character was correctly transmitted and received. If an error occurs, a message such as "TX-TIMEDUT", "RX-TIMEDUT", or the required correct character and the actual character are displayed.

10 sectors are read to instra track out

To run the test, the operator must issue an "A" in response to the prompt.

Example :

\* A--ACIA CHECK

 TX-TIMEOUT
 if a transmit timeout occurs

 RX-TIMEOUT
 if a receive timeout occurs

 3E 3D
 if sent and received data do not match

ж

#### F. CRT diagnostic

This diagnostic is a visual check of the alphanumeric, sraphic, character generation, cursor positioning, background change, and 40 to 80 character toggle functions. To run the test, the operator must issue a "V" in response to the prompt. Then the following sequence will be executed :

Both! . The other stor with "Lines means the

- ---- A draughtboard-like pattern must fill the screen for about 5 seconds ( 'graphic on' test ).
- A set of '#' characters must then be superimposed for about the same time ( 'graphic & alphanumeric on' test).
- ---- The draushtboard-like pattern must disappear leaving the '#' pattern displayed alone for about 5 seconds ( 'alphanumeric on' test ).
- The screen will be erased and the full printable ASCII character set must be displayed, the same character filling a full line. The ASCII character set will then be displayed with 40 characters per line and the background changed ( 80 to 40 characters toggle, character generator, background change test ).
- Next, the cursor moves around the screen, the first time 80 columns horizontal and 22 lines vertical and next 40 columns horizontal and 16 lines vertical. The cursor should not blink during this test ( cursor test ).

At the end of the CRT check the prompt is issued and the cursor must blink again.

#### EXORBUS MONITOR

Information in this chapter is intended to familiarize the user of the EXORset with the various functions offered by the EXORbus monitor program. It provides detailed description of the commands, subroutines and entry points that are available to perform system development, evaluation and debugging.

### 4.1 EXORbus COMMANDS

In addition to the EXbus 2 compatible commands, the EXORbus monitor offers a new set of functions that greatly extend program development and debugging capability of the EXORset over existing systems.

There are five groups of commands :

- 1. Four-character commands followed by a carriage return
- Two-character commands followed by a carriage return
- Single character commands following a semicolon or dollar sign
- 4. Memory change commands
- 5. Control commands

The four-character commands allow a program to be saved or recovered to/from an audio cassette recorder, exchange programs with an EXORciser, invoke the disk operating system, display memory blocks, select the memory map, and switch to terminal mode. The user may add four-character commands to

the standard set. Two-character and single character commands control program debug functions, allow to move memory blocks within the EXORset memory and to insert ASCII character strings.

Memory change commands allow memory locations to be examined and changed.

Control commands are used to switch the EXORset from terminal to local mode (on-line/off-line) , erase the display, control cursor movements, to control the alphanumeric and graphic displays, select the display format (80/40 characters per line) and to abort or suspend command execution. A summary of EXORbud commands is found in Table 4-1.

Any command may be entered while EXORbus is displaying one of its prompts (. or :). The two prompts are used to

EXORset USER'S GUIDE

EXORBUS MONITOR

indicate to the user which is the currently selected memory map. A "." indicates first map, while a ":" indicates second map.

EXORbus accepts both upper and lower case characters. All values entered are assumed to be hexadecimal. If an invalid command or a non-hexadecimal value is entered, EXORbus responds by displaying WHAT ?, ringing the bell, and then issuing another prompt.

Control-X can be used at any time (at command level) to delete the current entry and cause another prompt to be displayed.

When entering hexadecimal values, only the last four digits are taken into account. If less than four digits are entered, leading zeroes are assumed.

Table 4-1 EXORbus Commands

COMMAND !	FUNCTION	PAGE
	even arcabing segmes.	Start
PRNT-	Display memory block in HEX & ASCII	04-04
PNCH I	Dump memory block to audio cassette	04-05
LOAD I	Load an oject tare from audio cassette	04-06
VERF	Verify an object tape against memory	04-07
DUMP I	Dump memory block to EXORciser memory	04-08
DWLD	Download an EXORciser memory block	04-08
LINK I	Download an EXORciser disk file	04-09
XDOS - I	Invoke the disk operating system	04-10
TMAP I	Toggle memory map mena and hobe may 1	04-10
XCOM I	Switch to terminal mode	04-10
RA	Display/change target A accumulator	04-11
RB	" B accumulator	04-11
	control	04-11
RD I	D resister bank of	04-11
mere print and a series of	(A,B accumulator pair), and different	
RP	Display/change target Direct Page	04-12
id attentioners	register.	04-12
RL I	Display/change target Location counter 1	04-12
batrods atma	(program counter).	
RS	Display/change target Hardware Stack	04-12
rto I	pointer.	<b>V</b> I
RU	User stack pointer!	04-12
RX I	" " X index resister	04-12
RY I	Y index resister	04-11
RR	Display all registers	04-11
SM	Select memory location for display	04-12
- 36	trace function and breakpoints.	adje Lio
SP	Select display speed	04-14
MU	Move memory block	04-1-
	Insert ASCII string to memory	04-14
IS	Extend breakpoints to WRITE condition	04-13
EV TC 2	Enable track change of memory location	04-13
16 %	Disable track change of memory location	04-13

nnnn‡G I	Go to the target program at the	04-19
101011703	specified address.	0-1-1.9
3 G	Go to the target program through the luser RESTART vector.	04-18
nn;I	Initialize memory block with the precified bit rattern.	04-22
¢M or \$M I	Specify the memory search address range   and mask.	04-21
nnnn#N I	Trace nonn instructions	04-20
\$N 1	Trace one instruction	04-20
\$₽ I	Proceed with program execution	04-20
nnnn\$P	Same as \$P but skip nnnn breakpoints	04-20
\$T I	Enable trace to ending address function	04-17
The section of the se	Disable trace to ending address function!	04-18
nnni V landi I	Set breakpoint at address nnnn 1	04-15
iv or \$V 1	Display breakpoints I	04-17
nnnn#U		04-17
til in t≱U innin I	Remove all breakpoints	04-17
nnnn 🕅 👌 🔰 🕇	Search memory for minnin (1 or 2 bytes)	04-21
¢Ζ [	Line printer ON/OFF	04-23
nnnn/ I	Open location nonn for memory change	04-23
- Manthala - Martine 1	function and display contents.	
°ollowed by :	total and the entering a Cantrol 21	
CondLF I	Open next memory location, display	04-23
among add 1	address & contents on next line.	
Enn ISPACE I	Open next memory location, display   contents on same line.	04-23
Enn ICOMMA I	Open next memory location, no display	04-23
Enn JUA	Open previous memory location, display	04-24
• A 1	address & contents on next line.	
CondOSLASH I	Reopen current memory location, display   address & contents on next line.	04-24
CHARACTER I	Insert one ASCII character	04-23
nnnn#0 I	Calculate short relative offset to nmnn	04-24
nnnn#L. I	Calculate long relative offset to monn	04-24
Enn BCR I	Terminate memory change function	04-23
CTRL-W I	Suspend command execution	04-04
CTRL-X I	Abort current command or entry I	04-04
ESC-B I	Display background change	04-26
	Clear display from cursor	04-26
ESC-E	Erase screen to see how formation 1	04-26
ESC-F I	Display format togsle (40/80 characters)	04-25
ESC-G I	Sound bell	04-26
ESC-H	Cursor to previous location ester 1	04-25
ESC-K I	Kill line from cursor	04-26
ESC-L I	Cursor home 1	04-26
ESC-N I	Cursor to next location - spece 1	04-26
ESC-0 I	Return to stand-alone mode of operation	04-26
ESC-S I	Alphanumeric display ON	04-25
ESC-T	Alphanumeric display OFF	04-25
ESC-U I	Cursor up one line	04-26
ESC-V I	Cursor down one line	04-26
ESC-Y I	Graphic display ON	04-25
ESC-Z I	Graphic display OFF	04-25

Page 04-02
Note : Brackets indicate optional entries

### 4.1.1 Four-Character Commands

The four-character commands are activated by entering the appropriate four characters followed by a carriage return (CR) on the system keyboard. The four-character commands are described as follows  $\ast$ 

FRNT This command displays the specified portion of memory in both hexadecimal and ASCII form.

After the user has entered FRNT followed by a CR, EXORbus responds by displaying BEG nnnn. nnnn is the last beginning address entered. Note that nnnn is initialized to 0000 on system turn-on. If the displayed beginning address is correct, the user should enter a CR. To change the beginning address, the user has to enter the new address followed by a CR. (The command can be aborted at any time by entering a Control-X).

If an incorrect address is entered, the correct address may be entered directly on the same line before the CR is entered. UP to 19 hexadecimal characters can be entered before the CR. Only the last four characters will be used as the address.

If less than four hexadecimal characters have been entered, the unspecified most significant digits are assumed to be zero. For example, entering E CR gives an address of \$000E.

After the beginning address has been successfully entered, EXORbug displays END nmnn (where mmnn is the current ending address). Here the user has the same options for entering an ending address as described for the beginning address.

If the entered ending address is less than the beginning address, EXORbug will request the beginning and ending address again. If the ending address is greater than or equal to the beginning addresses, EXORbug will display the requested portion of memory.

The display format depends on whether the EXORset is operating in 40 or 80 characters per line mode.

In 80 characters/line mode, the display format is the one shown in Figure 4-1. Every ten lines, a byte position header, showing the address of every byte within a line is displayed for better visualisation. In 40 characters/line mode, every line generated by PRNT is truncated and appears on two consecutive display lines. In addition, no byte position header is generated.

> While memory is being displayed, entering Control-W will cause the display to be suspended at the end of the current line until another character is entered. Entering Control-X will abort the PRNT command at the end of the current line.

### +FRNT BEG 0000 1000 END 0000 1050

## Figure 4-1 PRNT Example

FNCH This command dumps the specified portion of memory onto the audio cassette recorder that can be attached to the DIN connector of the EXORset. The ASCII hexadecimal tare format used by FNCH is described in Figure 4-3.

> After the command has been entered, EXORbus requests the beginning and ending addresses as described under the PRNT command. After the beginning and ending addresses have been entered, EXORbus requests the information to be put in the header record. Zero through 17 characters, terminated by a CR, may be entered. If 18 characters, not including a carriage return, are entered, the characters will be ignored and the header information will be requested again. ASCII control characters should not be used in the header.

> When the CR terminating the header information is entered, EXORbug will begin the dump sequence. Therefore the cassette recorder should be turned on after the last header character has been entered but before the CR terminating the header is entered. In addition, the user should wait at least 5 seconds from the beginning of the clear leader of the tare before entering the CR (to avoid errors due to splices at the beginning of the tare).

When EXORbus has completed the PNCH function it issues a promet. At this point, the cassette recorder should be turned off. The data sent to the tape by the PNCH command is not displayed. Figure 4-2 shows an example of the PNCH command.

> •PNCH BEG 0000 F000 END 0000 F050 HDR=EXAMPLE4.2

.

### Figure 4-2 PNCH Example

The LOAD command reads an ASCII hexadecimal tape LOAD from the audio cassette recorder. The required tape format is the one generated by the FNCH command and shown in Figure 4.3.

> After the user has entered the command followed by a CR, EXORbus will start to load a single object file. The user should switch the cassette recorder to playback-on at this time.

> When EXORbus encounters the header record (SO), it will display the header information. It will then load the data held in the data records (S1). Loading will stop when an end-of-file record (S9) is encountered.

If a checksum error is encountered while loading, EXORbus will display CSKM ERROR noon (where noon is the starting load address of the record in error) and issue another prompt. If the error resides in the loading address itself, nonn is of no meaning. The user can rewind the tape and start a new LOAD command. If the same error occurs again at the same loading address, it is due to an error on the tare.

As the LOAD command writes each data byte into memory, it reads it back to insure that memory has chansed correctly. If memory does not chanse properly, the message :

> ADDR/MM/TP nnnn mm tt

will be displayed and the LOAD command is aborted. nnnn is the address of the memory location that did not change correctly. mm is the value that the memory location chansed to. tt is the content of the tape for that location.

desition is the other of the state of the state of head and he had been been and an and a second been a I----I Two nulls 1 00 1 -----A I 53 I S = Start of record |-----I I CC I CC = Type of record |-----densi ando in the second address of the second |----| Byte count Dates of Construction I and the Income a second man A REMODER TO COOL | -----a start c satt a - part the second interest land kills interesting the polyage destablished in s I-- -- | Address m 1----m (i) Contact (i) (ii) (iii) (iii) the film manual frames a string state of the end to be tracted and the book of the sections · Cli annihitetta do ametroadai. Ini-any 1 Data meanon with the taken Associated with a second of Set the sale is premitible from the RDP PRD with the set of a set 1 1 I-- -- 1 Checksum time and other and bedration of a back which a Souther and the State of the second se I I Trailer

> CC = 0 Header record 1 Data record

> > 9 End-of-file record

The checksum is the one's complement of the su mmation of 8-bit bytes.

The number of nulls of the trailer is specifie d in location NULPAD (\$E72D)

Figure 4-3 Tape Format

VERF The VERF command verifies the memory with an ASCII hexadecimal tape from the audio cassette recorder. The required tape format is the one described for the PNCH command and shown in Figure 4-3.

The VERF command checks for header record and

EXORset USER'S GUIDE

checksum errors the same as the LOAD command. The data in the header record will be displayed. Checksum errors during a VERF result in the same error message as checksum errors during a LOAD.

When a mismatch between the tape and memory is detected, the error message :

ADDR/MM/TT

is displayed. nmnn is the address of the error. mm is the memory contents. tt is the tape contents. The heading ADDR/MM/TF is displayed only for the first error detected. Only the address and data portions of the message are displayed for subsequent errors. Note that if there are many mismatches within a record, EXORbus beins busy displaying the error messages, may miss the following record.

DUMP The DUMP command transfers a memory block to the memory of an EXORciser attached to the RS-232 serial interface on connector J03.

> The transmission format used by the DUMP command is the same as described for the FNCH command and is compatible with the EXORciser LOAD command.

> Before entering the DUMP command, the user must insure that the EXORciser is in the main EXDus control loop and that the RS-232 interface is set-up for 2400 BAUD operation. If these conditions are not met, EXORbus is unable to transfer data to the EXORciser.

> The procedure for the DUMP command is exactly the same as the one described for the PNCH command.

DWLD The DWLD command downloads an EXORciser memory-resident program to the EXORset memory.

The transfer is made via RS-232 serial interface (connector JO3). As for the DUMP command, the EXORciser must be under EXbus control and the RS-232 interface operating at 2400 BAUD.

After entering the DWLD command, EXORbus sends automatically the FNCH command to the EXORciser. The EXORciser will then request the beginning and ending addresses, and the header information through the EXORset display and keyboard (the EXORset operating as terminal). For detailed procedure description refer to the corresponding EXORciser User's Guide.

Note that if the user makes an error causing the EXORciser to abort the PNCH command and issue its

EXORset USER'S GUIDE

Page 04-08

EXORset USER'S GUIDE

prompt (\*), the PNCH command has to be reinitialized manually.

Once the besinning and ending addresses, and the header information have been entered successfully, the EXORciser starts its runch sequence and the EXORset starts automatically to load the transferred data. During data transfer, EXORbus checks for checksum errors and memory errors as described for the LOAD command. Once the data transfer is completed, EXORbus issues a prompt.

LINK The LINK command allows an EXORciser disk file to be loaded into the EXORset memory. The EXORset must be correctly connected to the EXORciser via the parallel link described in Figure 4.5, that must be implemented at address \$ED00. After entering the LINK command followed by a CR, the user must initiate the data transfer on the EXORciser using the MDOS COPY command as described in Figure 4-4.

> EXEUG 1.2 MAID \*E800;G MDOS 03.00 =COPY FILE.SF:DV;#UD;D=LINK

Figure 4-4 LINK Example

FILE is the name of the file to be transferred. SF is its suffix and DV is its losical drive number.

The program LINK is used to perform the transfer on the EXORciser side of the link, and must reside in a file called LINK. The program LINK is listed in APPENDIX A. PIA

I (A side)

1 \$ED00

Links of Sale

XDOS

TMAF

EXORset

CHAPTER 4

FTA

\$E000

(A side) |

EXORciser

| PA4|<--| e |----|PA4 | PA3|<--| i |----|PA3

PA1 | <-- | e | ---- IPA1

PA01<--- | r |----- | r |---- | PA0

I and the matter is a light with reach blanch that and the light

operating system.

message and is ready for use.

system address decoding PROMs.

affected by the TMAP command.

terminal mode of operation.

CA21--- | r l-next data request-1 r l-->ICA1

CA1I<-- | v I---- data strobe---- | v I---- ICA2

PA71---- r 1---- link request----- r 1--> IPA7

PA21<--- 1 v 1---- 1PA2

Note : Line drivers/receivers are optional

Figure 4.5 Link Parallel Interface

The XDOS command is used to envoke the disk

The control is first transferred to the diskette

controller which will initialize the drive

electronics and then proceed to read the bootblock

into memory. Once the bootblock is loaded, control

is transferred to it. The bootblock will then

attempt to load into memory the remainder of the resident operating system. If no error is detected (see the XDOS User's Guide for a description of

error messages), XDOS will display a sign-on

This command allows to switch from one set of address decoding rattern to the other in the

The function of these PROMs as well as the

available addressing maps are described in

Paragraph 5.2.4 of this manual. Note that with the original EXORset address decoding PROMs, the two memory pages in which the EXORbug monitor and its

peripherals reside (\$E000 through \$FFFF) are not

The XCOM command switches the EXORset in the

| | r | | r | | PA6|<--| e |----|PA6 PA5|<--| c |----|PA5

el lil eta lil. I

lelal

1 1/1 1/1

CHAPTER 4

ning Brance, the recent conduction of an Line of the conduct of the second state of the second the second second second second second second second second

4.1.2 Two-Character Commands

The two-character commands are activated by entering the appropriate two characters followed by a CR. Two-character commands fall into three groups : register display and change, breakpoint control, and miscellaneous functions.

### 4.1.2.1 Resister Display and Chanse

These commands allow the user to display and change the M6809 resister values that are used while executing the program under test. There is one command that displays all the resister values; while individual commands are used to display and change each resister. In addition there is a command to select a memory location for display along with the microprocessor resisters during breakpoints or trace operations.

RR This command displays all target registers as shown in Figure 4-6.

The mnemonics L, S, U, Y, X, DP, B, A, and C designate the location (program) counter, hardware stack pointer, user stack pointer, Y index register, X index register, direct page register, B accumulator, A accumulator, and condition code register, respectively.

RA This command displays the target A accumulator value (nn). The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.

RB This command displays the target B accumulator value (nn). The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.

> RC This command displays the target condition code register value (nn) . The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.

RD This command displays the target D register (A,B accumulator pair) value (nnnn). The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.

#### EXORset USER'S GUIDE

XCOM

Pase 04-10

EXORset USER'S GUIDE

Fase 04-11

#### EXORBUS MONITOR

CHAPTER 4

TC

- This command displays the target location counter RL value (nnnn). The value may be left unchansed by entering a CR, or modified by entering a new value followed by a CR.
- RP This command displays the target direct page register value (nn). The value may be left unchansed by entering a CR, or modified by entering a new value followed by a CR.
- RS This command displays the target hardware stack pointer value (nnnn). The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.
- This command displays the target user stack RU pointer value (nnnn). The value may be left unchansed by entering a CR, or modified by entering a new value followed by a CR.
- RX This command displays the target X index register value (nnnn). The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.
- RY This command displays the target Y index register value (nnnn). The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.
- This command allows the user to select a single SM memory location for display along with the MPU registers during a breakpoint or trace operation.

After the user has entered the SM command, EXORbus displays the address of the memory location being currently selected for diselay. The default value is 0000. When the address is set to 0000, no memory location is selected. The memory location 0000 can therefore never be selected for display. The user may keep the address unchanged by entering a CR, or enter a new address followed by a CR. An example of SM command utilisation is shown in Figure 4-6.

### 4.1.2.2 Breakpoint Control

-----

Set, remove and display breakpoints, are functions that are performed by single-character commands (see paragraph 4.1.3). The two-character commands allow the user to extend existing breakpoints to the WRITE condition, to track the

EXORset USER'S GUIDE

Pase 04-12

changes of one user defined memory location, and to disable the track change function.

FU This command allows all existing breakpoints to be extended to the WRITE condition. This means that a siven breakpoint is active when, and only when, the MC6809 writes data at the corresponding address. This is the case during execution of instructions such as a STA nonry where nonn is a breakpoint address.

On entering the EV command, EXORbug will display "Y/N ?" and wait for a user input. If a Y is entered the extended breakpoint function is enabled. If a N is entered, it is disabled.

This command enables the trank change-of-memory-location function and to specify the address on which it should operate.

After the user has entered the TC command, EXORbug will display the last memory address that had been entered in a previous TC command (0000 if TC is called for the first time). If the displayed address is correct, the user enters a CR, otherwise it can be modified by entering a new value followed by a CR.

During execution of the target program, whenever the MC6809 references the selected memory location AND modifies its contents, EXORbus will display :

### CELL nnnn JUST CHANGED TO mm

where monon is the selected memory address and mm is the new contents. The complete microprocessor status, after execution of the instruction that modified the selected memory location, will be displayed on the next line. Execution of the tarset program will be stopped and a prompt issued to allow the user to enter commands.

> As long as the track change-of-memory-location function is enabled, eventual breakpoints are disabled.

During a trace sequence (be it a trace nonn instructions or a trace to end address), the track change-of-memory-location is disabled.

The DT command disables the track change-of-memory-location function. Breakeoints that had eventually been set prior to the TC command, are enabled asain. Note that if the TC command had been enabled at the same address than an existing breakpoint, the corresponding breakeoint will be removed by the DT command as it

DT

would be removed by selecting a new address by a another TC command.

4.1.2.3 Miscellaneous Commands and the second second

These commands select display speed, move a memory block within the EXORset memory, insert ASCII character strings into memory.

SP This command displays the current delay value used for displaying characters on system CRT. The value may be left unchanged by entering a CR, or modified by entering a new value followed by a CR.

The delay value is initialized at system turn-on to 0000 (maximum speed), which corresponds approximately to 600 characters/second. A value of, for example, 300 will slow down the display to about 120 characters/second.

MV This command moves the content of the specified memory block to the specified destination.

> After the user has entered the MV command, EXORbus requests beginning and ending addresses as described for the PRNT command. Once the beginning and ending addresses have been entered successfully, EXORbug will request the destination address by displaying DEST nnnn, where nnnn is the last destination address entered (initialized to 0000 at system turn-on). The value may be left unchansed by entering a CR, or modified by entering a new value followed by a CR. The destination address cannot be in the besinning-ending address range. If this should be the case, EXORbus requests new beginning, ending, and destination addresses.

If an overlapping move has to be performed, the user should proceed in two steps : first move the memory block to some safe area, and then, move this area to the final destination. This procedure is mandatory to prevent data of being overwritten by the move before being moved.

> As data is being moved, EXORbug checks that memory changes correctly. If an attempt is made to move data to a non-RAM or defective RAM area, EXORbus will display "NO CHNG" and abort the command.

This command allows ASCII character strings to be inserted directly from the system keyboard to the specified memory area.

After entering the IS command, EXORbus will request the beginning address at which the string should be inserted. The displayed address can be left unchanged by entering a CR, or modified by entering a new address followed by a CR.

All characters following the CR will be inserted in contiguous memory locations starting at the specified beginning address, until a Control-D (EOT) is entered. The EOT character (04) is the last one to be inserted. As every character is inserted into memory, EXORbus checks if memory changes correctly. If a memory location does not change properly, EXORbug will display "NO CHNG" and abort the command.

The ASCII character string that has been inserted using the IS command, being terminated by EOT, is ready to be displayed by the XPDATA or XPDAT1 subroutines (see paragraph 4.3).

4.1.3 Single-Character Commands 

The single-character commands control debug functions. These commands are always preceded by a semicolon (;) or a dollar sign (\$). Single-character commands fall into various groups : program execution control, program execution, memory search, and miscellaneous functions.

#### 4.1.3.1 Program Execution Control

These commands control the execution of the target program. They allow the user to set, display, and remove breakpoints; enable or disable the Trace to Ending address mode.

Set a breakpoint 

FORMAT : addr#V

This command permits the user to specify a breakeoint. A maximum of 4096 breakeoints can be entered. All breakpoints must reside in the same 4K memory pase.

The hardware breakpoints concept of the EXORset, allows breakpoints to be set in RAM or RUM and on any byte of an instruction (even on a memory location referenced by an instruction).

During execution of the target program, the

Page 04-15

IS

Mr. Standarth

EXORset USER'S GUIDE

breakpoints are activated. When a breakpoint is encountered, execution of the program is halted to permit visual check, or other performance analysis of the processor's program registers. The breakpoint sequence is :

> - The user designates the breakpoint locations using the addr;V command. Since the breakpoints use interrupts (NMI), they should only be applied in portions of the target program where the stack pointer is pointing to a valid stack area. Should a breakpoint be encountered with the stack pointer (SP) pointing to a non-valid area, EXORbug will display the "BAD SP" message.

> > The user initiates the target program execution through the use of the program execution commands (iG, addrig, iP, or nnnn;P). Note that breakpoints are not enabled during trace operations.

- When a breakpoint is encountered, control is returned to EXORbus and the processor resisters as well as the optional memory location selected by the SM command are displayed as shown in Figure 4-6.

> \*100/00 86,33,E7,2,0,4C,20,102;0 FA 0107 00 FA .SM 0000 200 .102;V .RR L-0000 S-E6FF U-0000 Y-0000 X-0000 DP-00 E-00 A-00 C-D0 .100;G L-0105 S-E6FF U-0000 Y-0000 X-0000 DP-00 E-00 A-33 C-D0 M-33 .2;P L-0105 S-E6FF U-0000 Y-0000 X-0000 DP-00 E-00 A-35 C-D0 M-35

Figure 4-6 Breakpoint Example

### NOTE

- When an abort occurs, the breakpoints are NOT removed. During a restart sequence, all breakpoints are removed.

- When a breakpoint is encountered, the processor normally returns control to EXORbus after execution of the instruction on which a breakpoint is set. However, if a breakpoint is set on the

Pase 04-16

first byte of an instruction preceded by an instruction that uses the look-ahead feature of the MC6809 (like most single byte instructions), control will be returned to EXORbug before execution of the instruction on which the breakpoint is set. The displayed location counter value should be checked to determine where user's program execution has been stopped.

Display the breakpoint addresses

FORMAT : ;V or \$V

This command displays the addresses at which breakpoints are set. If no breakpoints have been set (or if they have been removed), EXORbus will display "NO BKFT".

Remove a specified breakpoint

FORMAT : addr;U

This command removes the breakpoint at address addr. If no breakpoint is set at the specified address, EXORbus displays "NO EKPT".

Remove all breakpoints

FORMAT : ;U

This command removes all the breakpoints. If no breakpoint is set, EXORbug displays "NO EKPT".

Specify and enable the trace-to-ending address

FORMAT : \$T nnnn Eaddr 1 CR

This command enables the trace-to-ending address function, displays the current ending address (nnnn) and allows the user to change it. Once enabled, the trace-to-ending address is initiated by starting program execution with the P command. EXORbug will trace the target program, instruction by instruction, until the trace program counter is equal to the ending address. Therefore, the ending address should be set on the first byte of an instruction.

During the trace, entering Control-W will cause the trace to pause until some other character is entered. Entering Control-X will

### EXORDUS MONITOR

CHAPTER 4

abort the trace and return control to EXORbus. Once enabled, the trace-to-ending address remains active until it is disabled or an abort or restart occurs.

> Since the trace operation uses an NMI (and the stack), tracing should not be used unless the stack pointer is pointing to a valid stack area.

CWAI instructions cannot be traced because the trace NMI would cause the CWAI to continue and not wait for the user interrupt.

### Disable the trace-to-ending address

FORMAT : ;T

This command disables the trace-to-ending address function.

### 4.1.3.2 Program Execution

These commands permit the user to execute the target program. The various program execution commands permit starting the target program through the restart vector or at a specified address, proceeding with program execution, and tracing one or more instructions.

> Start the target program through the restart vector

This command starts the target program through the user restart vector. The restart vector is obtained from the user's top of memory specified at addresses \$E72E and \$E72F (see the start-up procedures section.) Therefore, when using \$G, the top of memory address should be set UP appropriately otherwise EXORbus will display the "NO VECTORS" message.

This command cannot be used to initiate a trace-to-ending address function. If the trace-to-ending address mode is enabled when the command is entered, EXORbus will display WHAT ? ,sound the bell, and issue another prompt.

The values of the target registers are taken except for the direct page register which is cleared and the I and F masks in the condition code register which are set to emulate an effective restart sequence.

The user should ensure that the stack pointer is solutions to a valid stack area before any debug functions, such as breakpoints or track change of memory location, are encountered in the target program. This can be accomplished by specifying the stack pointer value using the RS command before the ;G command, or by executing an LDS instruction at the beginning of the target program. to strike on truete the dense of each a contract

#### Start the target program at a specified address

#### FORMAT : addr;G

This command starts the target program at the specified address. The processor registers will be loaded from the tarset registers which contain the last values obtained by EXORbus (during the last breakpoint or trace operation). The values of the target registers can be changed using the register change commands (see paragraph 4.1.2.1). During system turn-on, the target stack pointer is initialized to \$E703, the target direct page register is cleared and the I and F masks in the tarset condition code resister are set. All other target registers are cleared.

The user should ensure that the stack pointer is pointing to a valid stack area before any debug functions, such as breakpoints or track change of memory location, are encountered in the target program. This can be accomplished by specifying the stack pointer value using the RS command before entering the addr;G command, or by executing an LDS instruction at the beginning of the target program.

The addr;G command cannot be used to initiate a trace-to-ending address function. If the trace-to-ending address is enabled when this command is entered, EXORbus will display WHAT ?, sound the bell, and issue another prompt.

### NOTE

stream of a start there is a start of the

 Some EXORbus routines make use of direct addressing with a direct rage register value not equal to 00. Aborting may cause the target direct page register to be set to the EXORbug value. Therefore, if the user program uses direct addressing, it is a good practice to check the target register values before entering the addr;G command.

Proceed with target program execution

### FORMAT : Evalue];P

This command resumes target program execution using the target register values. The value (if entered) specifies the number of breakpoint locations to be passed before a breakpoint returns control to EXORbus. Figure 4-6 shows an example of iF command utilisation.

A pass value will not be accepted if no breakpoint is set and EXORbus will display "NO EKPT". If a pass value is entered and the track change of memory location is active, EXORbus will display WHAT ?, sound the bell, and issue another prompt.

The value; P command cannot be used to initiate a trace -to-ending address function. Even if the trace-to-ending address is enabled, entering value; P will not cause the target program to be traced.

However, the ;P command can be used to initiate a trace-to-endins address function if a pass value is not entered.

Breakpoints are not active during a trace-to-ending address function.

### Trace the next instruction

FORMAT : Evaluel;N

This command traces the next instruction(s). If a value is entered, it specifies the number of instructions to be traced. After each instruction is executed, the resisters (and optional memory location) are displayed.

> If multiple instructions are traced, entering Control-W will cause the trace to stop until some other character is entered. Entering Control-X will cause the trace to abort.

> Since the trace function uses NMI, CWAI instructions should not be traced because CWAI instructions will not wait for the user interrupt, but will continue due to the NMI.

> Because the trace NMI uses the stack, tracing should only be done in portions of the target program where the stack pointer is pointing to a valid stack area.

4.1.3.3 Memory Search and the second se

These commands control the memory search function. Commands are included to establish the search address range and commarison mask and to initialize the memory search.

Specify search address range and comparison mask.

#### FORMAT : ;M or \$M

This command first requests the search address range as described in the FRNT command. Memory will be searched from the beginning address specified through the ending address.

After a valid address range is entered, EXORbug requests the search comparison mask in the following manner :

### MASK=nnnn Evaluel CR

nnnn is the hexadecimal representation of the current mask. If the current mask is correct, the user may enter a CR. Otherwise, a new value followed by a CR can be entered.

The search command (value;W) allowing searches of single or double bytes, the search mask has to be, respectively, a single or double byte.

The mask specifies which bits are to be checked against the search value. For example, a mask of \$FFFF would compare each bit (during a double byte search), while a mask of \$01 would compare only bit 0, the least significant bit (during a single byte search). All bit positions for which the search mask contains a 0 are don't cares.

Search for single or double byte

#### FORMAT : value;W

This command searches memory over the specified beginning-ending address range for a match with the value entered. The value entered, can be a single or double byte. Only those bit positions set to one in the last comparison mask entered, are compared during the search.

The same beginning and ending address parameters are used for the PRNT, PNCH, DUMF, IS, I, and the M commands. Therefore, if one of these commands is entered after the M command but before the W command, the beginning and ending addresses specified for the last such command entered will be used as the search range.

If the value entered for the #W command is a single byte and if the most significant half of the current mask is not 0, EXORbus will request a new mask to ensure that the user is willing to perform a double byte search. If the user does not modify the mask, a double byte search (where the least significant byte of the search value is the value entered and the most significant byte is () will be performed.

If the current mask has a value of 0000 (which means that all bits of the search value are don't cares), EXORbus will request a new mask.

> When the memory search finds a match, the address of the match is displayed. Entering Control-W while the search is being performed, causes the search command to wait until some other character is entered. Entering Control-X, causes the search to abort and control to be returned to the EXORbus command level.

### 4.1.3.4 Miscellaneous

These commands allow the user to initialize memory with a specific bit pattern and to control the line printer operation.

#### Initialize memory to a specific bit pattern

FORMAT : byte;I

> This command initializes random access memory to the specified byte value. After the command is entered, EXORbus requests the besinning and ending addresses of the memory region to be initialized. The beginning and ending addresses are entered as described in the PRNT command.

> After valid beginning and ending addresses have been entered, the memory is initialized. The byte value entered is stored in each memory location, starting at the beginning address through the ending address.

As each memory location is initialized, EXORbus reads it back to ensure memory changes properly. Should a memory location not change correctly, EXORbus displays "NO CHNG" and aborts the ;I command. atta harabab at chatain enoted that because

Enable/disable copy of output to the line printer

### FORMAT : ;Z nn [byte]

This command displays the status of the ZFLAG Which controls the line printer interface. When the nn value (ZFLAG) is 0, the line printer is not activated and data is only displayed on the system CRT. The nn=0 status is a default condition following a power-up or restart. When the no value is non-zero (1), the line printer is activated and the CRT output data is also sent to the line printer. The printer output is not paged, but continuous. To select output to the line printer, a "byte" value of 1 must be entered.

User program output, directed through the various EXORbus subroutines, will also be directed to the line printer if the ZFLAG has a value of 1. Note that the ZFLAG is kept in location \$E729 and can be modified by program.

4.1.4 Memory Chanse 

The Memory Change function permits the user to examine and change individual memory locations, and to calculate offsets for relative addressing mode instructions. To invoke the Memory Change function, the user enters :

### addr/

After the user enters the slash, EXORbud displays a space followed by the contents of the specified memory location in hexadecimal, and then another space. If the contents are to be chansed, the user enters a new value in hexadecimal, or an apostroph (') followed by a single character to insert an ASCII character. Next, the user enters one of the following terminators to close the current memory location :

Carriase Return -This ends the Memory Chanse function and returns control to the EXORbus command level. EXORbus prompts the user.

Line Feed -This causes the next sequential memory location to be opened for memory change. Its address and contents are displayed on the next display line.

Space

-This causes the next sequential memory location to be opened for memory change. The contents of the opened location is displayed on the same display line.

Comma

CHAPTER 4

location to be opened for memory change. No diselay is performed.

UP ATTOW

-This causes the previous sequential memory location to be opened for memory change. Its address and contents are displayed on the next display line.

Slash -This causes the current memory location · to be receened for memory change. Its address and contents are displayed on the next display line.

If an attempt is made to change memory, but the memory does not change properly, EXORbug will issue the "NO CHNG" message, sound the bell, and prompt the user.

The Memory Change function can also be used to calculate the required offset for relative addressing instructions with the addr;0 or addr;L commands. To calculate a relative offset, first open the memory location that is to contain the offset or the first byte of the offset in the case of a long branch. (e.g. the second byte of a branch instruction.) Next the destination address is entered, followed by a semicolon and the letter O for a short branch offset, letter L for a long branch offset.

The Memory Chanse function will indicate that the destination address is out of range by displaying "OUT UF RANGE". If the destination address is in ranse, the correct offset will be displayed. In both cases, the address and contents of the current location will be redisplayed on the next display line, permitting the user to easily modify it or request another offset calculation.

4.1.5 Control Commands

This paragraph describes the various control commands that can be entered from the system keyboard. All control commands are escare sequences and require two keystrokes. The format for an escape sequence, is the escape code (ESC key) followed by a valid escare character. The valid escare characters are listed in Table 4-1.

CONTRACTOR OF THE CONSTRUCT OF THE REAL PROPERTY OF

The required escape sequences can also be generated by a user program instead of being entered on the keyboard. The escare code (\$18) followed by the selected escare character can be sent to EXORbus via the XOUTCH, XPDATA and XPDAT1 subroutines described in paragraph 4.3.

The various control commands fall into three groups :

- Display control
  - Screen control and cursor movements
- Miscellaneous

Page 04-24

EXORset USER'S GUIDE

Faste 04-25

4.1.5.1 Diselay Control Commands

The commands in this group allow the user to switch the alphanumeric and graphic displays on and off, and to change the diselay format.

ESC S This command is used to enable the alphanumeric display. The display format and the alphanumeric display memory are not modified by this command.

This command disables the alphanumeric display. ESC T The screen image is not lost and can be visualized using the ESC S command.

> However, all operations performed while the alphanumeric display is switched off will modify the display memory affecting the image obtained with the next ESC S command.

ESC Y This command is used to enable the graphic display. If the display format being currently selected is 80 characters/line, the ESC Y will switch automatically to 40 characters/line and erase the alphanumeric display.

> Memory locations \$4000 through \$7FFF are used as graphic display memory.

ESC Z This command is used to disable the graphic display.

ESC F

This command switches the display format. The two available display formats are : 80 characters/22 lines and 40 characters/16 lines.

The graphic display is operational only in the 40 character/line format. Therefore, when switching from 40 to 80 character format, the graphic display is disabled. In addition, the ESC F command erases the alphanumeric display and displays the header information.

4.1.5.2 Screen control and cursor movement commands

The commands in this group allow the whole or portions of the alphanumeric display to be erased and the cursor to be moved in any direction.

This command moves the alphanumeric display ESC H cursor one place to the left (back space).

### EXORBUS MONITOR

CHAPTER 4

ESC N This command moves the cursor to the next display location (to the right).

- ESC U This command moves the cursor up one line.
- ESC V This command moves the cursor down one line.
- ESC L This command moves the cursor home (to the first position in the first display line).
- ESC K This command kills a line from the current cursor position.
- ESC C This command clears the display from the current cursor position.
- ESC E This command erases the whole display and moves the cursor home.

### 4.1.5.3 Miscellaneous Commands

The commands in this group allow the user to switch back to the stand-alone mode of operation, sound the system bell and to invert the display background.

ESC 0 This command allows to return from the terminal mode of operation to the stand-alone (local) mode of operation.

> Note that if a valid escape sequence is received from the serial link, it will be executed by EXORbus. This means that the EXORset can be switched from on-line to local mode of operation by the attached peripheral (i.e an EXORciser).

- ESC G This command sounds the system bell.
- ESC B This command is used to invert the display background, All visual characters displayed after the ESC B command has been entered, will be displayed with inverted background until another ESC B command is entered.

### 4.2 ADDING EXORDUS COMMANDS

The user has the ability to add as many four character commands as desired. The only limiting factor is memory size. In order to implement this feature, the user must have a table of his commands and the actual commands stored in memory, and must have told EXORbus where his command table resides. The user command table format must be as follows :

Example :	CTREG E	QU	ж	Command table besinning
	F	CC	/CMD1/	Four character command
	F	DB	CMD1E	Entry address of command
		CC	/CMD2/	Four character command
	F	DB	CMD2E	Entry address of command
			<ul> <li>1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.</li></ul>	ten store ghang desitences man
		•		
				at a transform and a state with a set of the
			. 10 M 1 1 2 m	interest frieds where a fair an analysis for
	Proposition F	CC	/CMDN/	Four character command
	F	DE	CMDNE	Entry address of command
		UQ		Command table end

Once the user's command table is stored in memory, EXORbus must be informed of its location by having the besinning address of the table (the value of CTBEG in the above example) put at locations \$E730 and \$E731; while the ending address of the table (the value of CTBEND in the above example) is put at locations \$E732 and \$E733. In both of these cases, the addresses are loaded into memory in the order of most significant byte first followed by the least significant byte.

If the command table and commands are loaded from a tare, the tare may contain an object code that will properly initialize these locations. This object code may be generated by the ORG and FDB statments in the source program. For the above example, the source code required to generate the proper object code to initialize these locations would be :

Example : ORG \$E730 FDE CTBEG,CTBEND

Note that an ORG statment or END statment would be required after the two source lines shown above, so that the object code would not be produced at locations \$E734 and beyond.

Pressing the ABORT button will not modify locations  $\pm 2730$  through  $\pm 2733$ . However, pressing the RESTART button will cause these locations to be restored to the EXORbug values. These locations will also be restored to the EXORbug values when power is first applied. Thus, following a RESTART, the user must restore the beginning and ending addresses of his command table (if required) in memory locations  $\pm 2730$  through  $\pm 2733$ . If the user does not wish to add commands, no operation is needed.

On entry to the user command, the stack pointer will be pointing at \$E7F9; the X resister will contain the starting address of the user command routine; the other resisters are undefined.

EXORset USER'S GUIDE

Fage 04-27

### CHAPTER 4

### EXORDUS MONITOR

### 4.3 EXORBUS SUBROUTINES AND ENTRY POINTS

This paragraph lists and describes the various subroutines and entry points in EXORbug that are available to the user. Any user program running in the EXORset memory may call the described routines or entry points.

Table 4-2 lists the available routines with their corresponding entry addresses.

The first set of routines as well as their entry addresses are compatible with EXbus 1 and 2. Except as stated in the descriptions, all of these are subroutines, end with an RTS, and should only be called by BSR, LBSR, or JSR instructions. Control will be returned to the instruction after the calling BSR, LBSR or JSR, provided the stack pointer and stack memory area are correctly implemented.

Some routines that involve input from the keyboard (or audio tape) will wait (in a loop) until the character(s) is(are) input before returning to the calling program. Unless indicated otherwise, routines that output to the display are affected by the SP command and by the ;Z command. That is, output through these routines will be slowed down if SP has not the default value (0000), and will be sent to the line printer, as well as the display, if the Z option is on. The SP value is held in memory locations \$E736 and \$E737, and can be modified by the user program. The same comment is valid for the ZFLAG at location \$E729.

### Table 4-2 EXORbus Routines

ENTRY ADDR	1	NAME I	FUNCTION	PAGE
F000	1 F	WRUP I	ENTER EXOROUS FROM RESTART	04-29
F003	1 >	EEGEN I	INPUT BEG & END ADDRESSES	04-29
F006	1>	CBCDH I	CONVERT HEX TO BCD	04-29-
F009	1 >	CHEXL I	CONVERT MS BCD TO HEX (ASCII) -1	04-30
FOOC	1.>	CHEXR I	CONVERT LS ECD TO HEX (ASCII)	04-30
FOOF	1 >	INADD I	INPUT HEX ADDR INDIRECT (X)	04-30
F012	1 >	KINCH I	INPUT ONE CHARACTER	04-30
F015	1 >	INCHN -	INPUT ONE CHARACTER	04-31
F018	1 >	KOUTCH I	OUTPUT ONE CHARACTER	04-31
F01B	1 >	COUT2H I	DISPLAY 2 HEX CHAR (X)	04-31
FOIE	1 >	COUT4H 1	DISPLAY 4 HEX CHAR (X)	04-31
F021	1 >	PCRLF I	DISPLAY CR+LF	04-32
F024	1 >	PDATA I	DISPLAY CR,LF,DATA STRING	04-32
F027	IX	PDAT1 I	DISPLAY DATA STRING	04-32
F02A	1 >	FSPAC 1	DISPLAY SPACE	04-33
	1	diama poll.	AT . SETTS Prevente SETTS adout	
F02D	1 >	KOREUG I	EXORDUS ENTRY POINT	04-33
F030	1 >	LDA I	CROSS MAP LOAD	04-33
F033	1 >	STA I	CROSS MAP STORE	04-33
F036	1 >	CTOGL I	MAP SWITCHING	04-34
F039	1 2	ZAPBKP I	REMOVE BREAKPOINTS	04-34
FOSC	1 5	SAVREC I	WRITE RECORD (AUDIO TAPE)	04-34
F03F	1 0	SETREC I	GET RECORD (AUDIO TAPE)	04-35

EXORset USER'S GUIDE

## F042 I PRINT I OUTPUT 1 CHAR TO LINE PRINTER | 04-35

Name: FWRUP - Power-up and restart entry

Function: Configure EXORbus and its peripherals from a restart or power-up condition.

Call: JMP PWRUP

Output: EXORbus parameters are initialized alons with the EXORbus peripheral devices. The EXORbus start-up messade is displayed. Note that control is not returned to the calling program, but is given to the EXORbus command input routine.

\* \* \* \* \*

Name: XBEGEN -Input start and end addresses

Function: Requests input of beginning and ending addresses as defined in the PRNT command. Verifies that inputs are hexadecimal characters. Verifies that the entered ending address is larger than the beginning address.

Call: JSR XBEGEN or (BSR or LBSR)

Name: XCBCDH - Convert an hexadecimal character to a binary number.

\* \* \* \* \*

Function: Verifies that the input is a hexadecimal disit character. Converts the character in Acc A to a 4-bit binary number with high order 4 bits equal to zero. Sets N (negative) condition code for non-hexadecimal characters.

Call: JSR XCECDH

Input: Character to convert must be in Acc A

Output: If hexadecimal character input, Acc A contains the 4-bit binary number represented by the input character and the N condition code is cleared. If non-hexadecimal character input, Acc A contains the character input and the N condition code is set. The B, X and Y resisters are preserved.

\* \* \* \* \*

EXORset USER'S GUIDE

THAT

Output: BEGA (\$E71B/\$E71C) 16 Bit Besinning address ENDA (\$E71D/\$E71E) 16 Bit Ending address  $\frac{1}{2}$ ,  $\frac{1}{2}$   $\frac{1}{2}$ A, B, and X registers are modified.

Name:	XCHEXL -	Convert	binary va	1.00	to Hex	
-------	----------	---------	-----------	------	--------	--

Function:	Converts the most	significant 4 bit	s of	Acc	A	to	an	ASCII
	coded hexadecimal	digit character.						

- Call: JSR XCHEXL
- Input: Acc A contains the byte to be converted
- Output: An ASCII coded hexadecimal disit character in ACC A. The B. X and Y resisters are preserved.

\* \* \* \* \*

Name: XCHEXR - Convert least significant binary value to Hex.

- Function: Convert the least significant 4 bits of Acc A to an ASCII coded hexadecimal digit character.
- Call: JSR XCHEXR
- Input: Acc a contains the bate to be converted
- Output: An ASCII coded hexadecimal disit character in ACC A. The E, X and Y resisters are preserved.
  - \* \* \* \* \*

Name:	XINADD -	Input	an	hexadecimal	address.	
			- · ·			

- Function: Convert up to 4 input hexadecimal characters to a 16-bit binary number.
- Call: JSR XINADD
- Input: X index register contains address where to store the result
- Output: Most significant 8 bits of resultant 16-bit address will be stored into the memory location pointed at by the X index register. The least significant bits will be stored into the next higher memory location. Acc A will contain the last character input.Acc B will contain the number of input characters. X and Y index registers are unchanged. The subroutine returns to the calling program when an invalid character, or the fifth hexadecimal digit is entered.

\* \* \* \* \*

Name: XINCH - Input one character

Function: Wait for and accept input of one character from the system keyboard and echo character to the display if

EXORset USER'S GUIDE

Pase 04-30

call: JSR XINCH

Input: There is a "no echo" flas NECHO at address \$E714. It must be set non-zero before each call to XINCH for each character that is not to be echoed to the display (and line printer if the Z option is on).

Output: Acc A contains the 8-bit input character as received from the system keyboard. XINCH clears NECHO if it was non-zero. The B, X and Y resisters are preserved.

\* \* \* \* \*

Name: XINCHN - Same as XINCH

XOUTCH - Output character
Output one character with required speed fill.
JSR XOUTCH
Acc A contains the character to output to the system display (and to the line printer if the Z option is on).
Acc A contains character output. The B, X and Y registers are unchanged.

**X X X X** 

- Sector entropy X X X X X
- Name: XOUT2H Output two hexadecimal characters and a space
- Function: Converts the contents of an 8-bit binary byte to two hexadecimal charcetrs and output them followed by a space character to the system display
- Call: JSR XOUT2H
- Input: X index resister contains the address of the byte to be converted and output.
- Output: Acc A contains the last character output. The X index resister is incremented by one. The B and Y resisters are preserved.

\* \* \* \* \*

Name: XOUT4H - Output 4 hexadecimal characters and a space.

EXORset USER'S GUIDE

Fase 04-31

### EXORDUS MONITOR

CHAPTER 4

### EXORDUS MONITOR

CHAPTER 4

- Function: Convert the contents of two consecutive 8-bit binary bytes to four hexadecimal characters and output them followed by a space character to the system display.
- Call: JSR XOUT4H
- Input: X index register contains address of the first byte to be converted and output.
- Output: Acc A contains the last character output. The X index register is incremented by two. Other registers are preserved.
  - \* \* \* \* \*
- Name: XFCRLF Display CR/LF
- Function: Output a carriage return and a line feed to the system display with required speed fill.
- Call: JSR XPCRLF
- Output: Acc A is modified. Other resisters are preserved.
  - \* \* \* \* \*

Name: XFDATA - Display CR/LF/Data string

Function: Output a carriage return, a line feed, and the user specified string of characters to the system display

- Call: JSR XPDATA
- Input: X index register will contain the starting address of user data string to output. Output string must be terminated by an EOT (04) character.
- Output: X index register will contain the address of the EOT character. Acc A will contain the EOT character. Other registers are preserved.

жжжжж

- Name: XFDAT1 Display Data string
- Function: Output a user specified string of characters.
- Call: JSR XFDAT1
- Input: X index register contains the starting address of the user data string to output. The output string is terminated by an EOT (04) character.
- Output: X index register will contain the address of the EOT

character. Acc A will contain the EOT character. Other redisters are preserved.

\* \* \* \* \*

- Name: XPSPAC Display space
- Function: Output a space character to the system display.
- Call: JSR XPSPAC
- Output: Acc A will contain the space character. Other registers are preserved.

\* \* \* \* \*

Name:	XORBUG - Reenter EXORbus
Function:	Entry point for user programs to re-enter EXORbug.
Call:	JMP XOREUG
Outsut:	Control is not returned to the calling program.

\* \* \* \* \*

Name:	XLDA	 Cross	map	load	

- Function: Loads the A accumulator with the data pointed at by the X index register. The data is fetched from the other memory map.
- Call: JSR XLDA
- Input: X index resister is the data pointer
- Output: A accumulator holds data. All other registers are preserved.
- Caution: The system stack must be common to both maps.

\* \* \* \* \*

Name: XSTA - Cross map store

- Function: Stores the content of the A accumulator in the location pointed at by the X index register. The destination is in the other memory map.
- Call: JSR XSTA
- Input: A accumulator holds data to be stored

EXORset USER'S GUIDE

Page 04-33

### EXORDUS MONITOR

CHAPTER 4

X index register is the data pointer Caution: The system stack must be common to both maps.

\* \* \* \* \*

Name: XTOGL - Memory map switching

Function: Switches from one memory map to the other.

Call: JSR XTOGL

Caution: The system stack must be common to both maps.

\* \* \* \* \*

Name: ZAPBKP - Remove breakpoints

Function: Clears the breakpoint RAM and disables breakpoints.

Call: JSR ZAPBKP

Output: A, B, X, and Y resisters are modified.

\* \* \* \* \*

Name: SAVREC - Funch record

Function: Sends one record to the audio take in the ASCII hexadecimal format shown in Figure 4.2. The record is preceded by 2 NULLS and is terminated by the number of NULLS specified in location NULPAD (\$E72D).

Call: JSR SAVREC

Input: Location CASSET (\$E72C) must be different than 0 (punch on). Location TEMPA (\$E710) must be 0 to indicate output to the audio tape. B accumulator holds the record type (ASCII 0,1,9 or user defined code). Location BCONT (\$E74B) contains the byte count. Locations BUF and BUF+1 (\$E74C,\$E74D) contain the address of the data to be punched.

Output: A, B, and X registers are modified

\* \* \* \* \*

Name: GETREC - Get record

Function: Loads one record from the audio tape.

EXORset USER'S GUIDE

Page 04-34

Call: JSR GETREC

Output: The data in the record is loaded at the specified address (see LOAD command for detailed description)

A, B, and X resisters are modified.

ж ж ж ж ж

Name: PRINT - Print one character on the line printer

Function: Outputs the character held in A accumulator to the line printer.

Call: JSR PRINT

Insut: A accumulator helds the character to be printed.

Output: All resisters exept Condition Code resister are preserved.

If the printer is not selected or out of paper, then the Carry bit in the Condition Code register is set on return.

EXORset USER'S GUIDE

Page 04-35

### CHAPTER 5

### THEORY OF OFERATION

### 5.1 INTRODUCTION

This chapter describes the operation of the EXORset Main Controller Board and Mini-Floppy Disk. Controller Board. A simplified block diagram is presented in Figure 5-1.



### 5.2.1 System RESET

An MC1455 (U1) timing device, prerated as a monostable multivibrator (one-shot) functions as a restart circuit that senerates a low-level RESET signal (approximately 500 ms duration) after power is initially applied to the system. A valid RESET signal (one whose duration is > 8 MPU clock reriods) causes the MPU to begin to execute an initialization routine. The RESET signal clears all registers in the FIAs to logic zero (low) so that the PIAs may be configured during system initialization. The RESET signal pre-sets the FTM latches and counters to their maximum count values, disables the counter clocks, clears the status register interrupt flags, and sets the control register internal reset bit which holds all timers in their pre-set state. The RESET signal also restarts the MC3870 Keyboard Encoder Microprocessor. In addition, a debounced RESET switch provides a system reset function. A separate power reset signal (FWRRES) is generated only when power is first applied to the system. This signal is not affected by the RESET switch. FWRRES is used to pre-set the upper case / lower case flip-flop (U104) and the cycles counter flip-flop (U94).

### 5.2.2 System Timing

One single clock generator generates all signals needed for the MPU, memories, I/O devices, CRT controller and display circuitry. The MPU clock is synchronized with the CRT controller character clock. This allows the use of the same RAM by the CRTC and the MPU in a multiplexed mode without contention (see Figure 5-1). The advantage of this method is that the CRT display refresh is completely transparent to the MPU. Furthermore, dynamic RAM refresh is inherently provided simply by the continuous reading of data by the CRTC.

The MC6809 MPU on-chip oscillator is used as the masterclock for the system. A 4 MHz crystal is connected to the EXtal and Xtal inputs of the MFU. The MC6809 Eout (1 MHz) output feeds a phase-lock loop circuitry which senerates a 16 MHz signal, the hishest frequency of the timing chain. The timing circuitry provides the dot and CRTC clocks, the Row Address Strobe (RAS) and the Column Address Strobe (CAS) for the dynamic RAM, the latch enables, as well as the data bus buffers control signals used to multiplex the RAM access, MFUDK and CRTCDR.



Fidure 5-1 EXORset Block Diagram

EXORSET USER'S GUIDE



Figure 5-2 Multiplexed Memory Access

### 5.2.3 MPU and Bus Buffers

The MFU data lines are buffered, using a 74LS640 device (U88). The resulting inverted data bus is available at the Expansion Bus connectors for external boards. A second 74LS640 device (U97) provides the buffered true data bus for all internal devices. The INTADR' signal, generated by the address decoding circuitry, instructs the data bus buffers to turn on when a device located on the Main Controller Board is selected.

Three 74L5244 devices (U77, U90, U9B) buffer the MFU address lines.

### 5.2.4 Address Map and Address Decoder Circuits

The EXORset Address Map is shown in Figure 5-3. The upper BK address range is reserved for the system .

	MAF 1	MAP 2	<u>`</u>	
FFFF I		1	FFFF I	
	_ SYSTEM _I	I_ SYSTEM _I		
			2 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
E000 I				EXORbus
0080		1	1 1	
	_ BK E/ROM _I		1 1	
C800 1			1	
C000 I		the latest states and	I F800 1.	and the second second
E:800 1	11		1 (1) (2) (2) (1)	
B000 I	A DECEMBER OF A	1_ 24K E/ROM_1	Fland stat	
1 008A	18 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1	
A000 I	16K RAM I	I DOWN SHELL	1	EXORbus
9800 1	(EXT) I	I STATE STATE	1 1 1 1 1 1	
9000 1	I		1 1	
8800 1	and the second	The search of the second the	the subscription	
B000	the fact of the	<ul> <li>Food and the state of the state</li></ul>	I F000 1.	
1	12 W. S. S. 1951	THE COLOREST STORAGE	alotti milifi	T/D
1	dia here	1	I EF00 1.	
10.00	On All	a supervised so there is	CI Editedite	FREE
. 1	16K RAM	I 16K RAM I	I EC10 1.	
I	And a second second	And the factor of the second is	1 00 1	
and she	G-Mark Song Leiphe	at and any lite	Preda-Sec.	FLOPPY
ad of 1	and the lite	determinent formant for the	i	
4000 i	1. 18 7700 a second	the state of the second second second	I E800 1.	
1000 1		1	1 1.000 1.	
and the state of	and the second second	a sarth and the	Mar Street Street	ALPHAN.
	The second second	A Press A		DISPLAY
	16K RAM	I 16K RAM I		ULDFLEIT 8
		I LON KHIT I	1	SCRATCH
1		and the second second second	ALC: NOT THE	FAD RAM
				PAD RAM
0000			I FOOD	
0000 1		I	I E000 1.	
		an and the second	->	
1				545

Figure 5-3 EXORset Address Map

Pase 05-04

### Table 5-1 Address Decode FROM U2B Outputs

The address decoder circuit consists of 3 pre-patterned PROMs :

1	×	MCM	7620	 512	×	4	 open	collector	(U28)
1	×	MCM	7640	 512	×	8	 open	collector	(U27)
1	×	MCM	7640	 512	×	в	 open	collector	(U26)

The PRDMs decode the addresses A8' through A15'. The smallest possible decoded address range is therefore 256 bytes. Each PRDM contains two independent patterns which can be selected by means of the PRDM address A8. This line is connected to the PIA3 (U101) PB0 line. This makes it possible to switch from one map to an alternate map under operator control. Tables 5-1, 5-2 and 5-3 show the PRDMs outputs as programmed in the standard EXORset.

U28 outputs 01 through D4, U27 outputs D1 through O8 and U26 outputs D3 through O8 are used to select the various devices on the Main Controller Board (active low signals).

U26 outputs 01 and 02 are used as control signals :

- ---- INTADR (Internal Address) is low when a device located on the Main Controller Board is decoded. This signal, together with R/W' and ROMREAD, is used to control the data bus buffers (U97).
- ROMREAD is low when a E/ROM device located on the Main Controller Board is decoded. This signal, together with R/W' and INTADR prevents the data buffers from turning on if an attempt is made to write into an E/ROM device.

A 74LS13B (U29) device is used for address decoding of the I/O devices. Each output decodes a 32 byte address range, from a base address defined by the PROM U28 O2 output. Each decoder output selects one I/O device, as shown in Table 5-4. The first address of each 32 bytes block is used as base address for the corresponding I/O device.

U2B	 			D4	03	02	01	PROM ADDR.	DEC.ADDR.	SELECTS
MAP1	 		0 -	0	1	1	1	1F8-1FF	F80D-FFFF	U30
	 -	0-0	-	1.	0	1	1	1F0-1F7	F000-F7FF	U31
	 -			1	1	0	1	1EF	EF0D-EFFF	U29 (*)
	 	-		1	1	1	0	1E0-1E7	E000-E7FF	U52-U53
										U64U65
MAP2	 		() ()	0	1	1	1	0F8-0FF	F80D-FFFF	U30
	 		-	1	0	1	1	0F0-0F7	F000-F7FF	U31
	 			1	1	0	1	OEF	EF0D-EFFF	U29
	 			1	1	1	0	0E0-0E7	E000-E7FF	U52-U53
										U64U65

(\*) see Table 5-4 below

时间一步在时,可以回路一步的众身, 机械的

### Table 5-2 Address Decode PROM U27 Outputs

U27	OB	07	06	D5	04	03	02	D:1	FROM ADDR.		SELECTS
MAP1	0	J.	1	1	1	1.	1.	:1	1D8-1DF	0800-DFFF	U32
	1	0	1	1	1.	1	1	1.	1.00-1.07	D000-D7FF	U33
	1	1.	0	1	1	1.	1	1	1C8-1CF	C80D-CFFF	U23
	1.	1	1	0	1.	1	1	1.	100-107	C000-C7FF	U22
MAP2	0	1	1	1	1.	1	1	1.	008-00F	D800-DFFF	U32
	1	Ŭ	1	1	1	1	1.	1	0D0-0D7	0000-D7FF	U33
	1.	1	0	1	1.	1	1	1.	0C8-0CF	C800-CFFF	U23
	1	1	1.	0	1	1.	1	1	0CD-0C7	C000-C7FF	U22
	1.	1	1	1	0	1	1	1.	088-08F	B800-BFFF	U21
	1	1.	1.	1	1	D	1	1	0E:0-0E:7	8000-87FF	U20
	1.	1	1	1	1.	1	Û	1	0A8-0AF	ABUD-AFFF	U1.9
	1	1.	1.	1	1	1	1.	0	0A0-0A7	A000-A7FF	U17

### Table 5-3 Address Decode PROM U26 Outputs

U26	OB	07	06	05	04	03	02	D:1	FROM ADDR.	DEC.ADDR.	SELECTS
MAP1	1	1	1	1	1	1	0	0	1FD-1FF	FOOD-FFFF	13041
	1	1	1	1	1.	1	1	0	1EF	EF00-EFFF	
	1	1	1	1	1	1	0	0	1C0-1DF	COOD-DFFF	
	1	1	1	1	1	0	1	0	140-17F	4000-7FFF	U42-U49
	1	1.	1	1	0	1	1	0	100-13F	000D-3FFF	U34-U41
MAP2	1	1	1	1	1	1	0	0	OFD-OFF	FOOD-FFFF	5.687
	1	1	1	1	1.	1	1	0	0EF	EF00-EFFF	
	1	1	1	1	1	1	0	0	0AD-0DF	A00D-DFFF	
	0	1	1	1	1.	1	0	0	098-09F	9800-9FFF	U17
	1	D	1	1	1	1	0	0	090-097	9000-97FF	U16
	1	1	0	1	1	1	Ű	0	088-08F	8800-8FFF	U15
	1	1.	1	0	1	1	0	0	080-087	8000-87FF	U14
	1.	1	1	1	1.	0	1	0	040-07F	4000-7FFF	U42-U49
	1	1	1	1	0	1	1	0	000-03F	0000-3FFF	U34-U41

A A A INTADR

A ROMREAD

Table 5-4 I/O Decoder U29 (74LS13B) Outputs

U:	29	07	06	05	D4	03	02	01	DO	DEC + ADDR +	SELECTS DE	EVICE
		1	1	1	1	1	1	1.	:1	EFE0-EFFF	not used	
		1	1	1	1	1	1	1	1	EFC0-EFDF	not used	
		1	1.	0	1	1	1	1.	1	EFA0-EFBF	PIAS	U101
		1	1	1	0	1.	1	1	1	EF80-EF9F	PIA2	U1.07
		1	1.	1.	1	0	1	1	1	EF60-EF7F	PIA1	U11
		1.	1	1	1	1.	0	1	1	EF40-EF5F	ACIA	Uó
		1	1.	1.	1	1	1.	0	1	EF20-EF3F	PTM	U12
		1	1	1	1	1.	1	1	0	EF00-EF1F	CRTC	192

Note : the first address of the decoded address ranse is the base address of each I/D device.

5.2.5 RAM Section

----

Two blocks of 16K bytes of dynamic RAM using MCM4116 devices are included on the Main Controller Board : U34 through U41 (block 0) and U42 through U49 (block 1). The access of the memory is time- multiplexed between the CRTC and the MPU. Table 5-5 shows the addresses generated by the CRTC and the MPU during each portion of one MPU cycle.

### Table 5-5 Multiplexed RAM Addresses

	ADDRESSES	FROM			TO RAM	
	MPU	CRTC				
	A13'	MAP		3		
	A12'	MAB		3		
	A11'	MA7		1	COLUMN	
	A10'	MA6		3		
e"	A9'	RA3		1		
	A8'	RAZ	>			
	A7'	RA1	>		ROW	
	A6'	RAO	>			
	A5'	MAS		1	COLUMN	
	A4'	MA4	>			
	A3'	MA3	>		ROW	
	A2'	MAZ	>			
	A1'	MA1	>			
	A0'	MAO		3	COLUMN	

The CRTC senerates the memory row address and is therefore used as an inherent refresh counter. All of the 128 rows of each memory device are refreshed within 512 microseconds. The CRTC also senerates the RAM column address, rroviding the graphic carability (see Paragraph 5.2.7.3).

### 5.2.6 E/ROM Section

The EXORset Main Controller Board Provides sockets for up to 28K bytes of E/ROM devices. Each socket (U30 through U33 and U14 through U23) accepts 2K × B E/ROM devices (MCM2716 single supply EROM or MCM68A316E mask-programmable ROM). Sockets U30 and U31 are normally reserved for the EXORbus monitor. 4K × 8 E/ROM devices (2732 EROM or MCM68A332 ROM) may alternatively be inserted in sockets U14, U16, U18, U20, U22, U33, U31 providing the jumper(s) between pin(s) 18 and 20 is

Table 5-6 Alphanumeric Display Format

	50 Hz							60 Hz			
	141	) char	/lin	elB	0 char	./line	+14D	char./lin	elBO	char./line	
	1	1.6			12					100	
ь.	1	16		1	22		188		1.000		
c.	1	256	1	1	264		1		1 40		
d.	1	47		1	44		181		1.11		
e .	1	303		1	308		1		1.12		
f.	1	50	Hz	1	50	Hz	1 14		1.00		
s.	1	15150	Hz	1	15400	Hz	1		1.0.6		
h.	1	64	(*)	1	08		1.70		1 23		
i.	1	2		1	50		1		1		
j.	1	66		1	130		1.67		1		
k.	1	1	MHZ	1	2	MHZ	1 60		1994		
1.	1	8		1	8		1 10		1 50		
m •	1	в	MHZ	1	16	MHZ	1 3		1 20.03		
	1	4	MHZ	1	8	MHZ	1		1.00		
	1		1				1.12		1.20	17.57	

### (\*) 40 visible, characters 40 to 63 blanked by software

CRTC REGISTERS :

æ.	Lines per block	CR93 + 1
b.	Total blocks	ER61
C .	Total active lines (a x b)	
d.	Vertical blanking in mb of scan lines	-C(CR43+1)-CF
		CE R9 3+1.2+E R5
@+	Active plus blanking lines (c + d)	
f.	Vertical refresh	
5.	Horiz, frequency (e x f)	
h.	Characters per line	CR13
i.	Horiz, retrace in character time	
J.	Total characters per line (h + i)	
1.	Changed and the second	

- k. Characters frequency (g x j) 1. Dots per character
- m. Dot shift frequency
- n. Video frequency

# 5.2.7 Display Section

### 5.2.7.1 General Description

#### 

The display section consists of the MC6845 CRT Controller, the alphanumeric display and scratchpad RAM, the synchronization losic, the alphanumeric and graphic shift resisters, the video mixer and the optional UHF modulator.

(are) cut and address line All' is connected to pin(s) 18. The

artwork wiring has provision for the necessary modifications (see paragraph 2.5). The address decode PROM(s) should be reprogrammed to generate chip selects in 4K increments.

The 2K-byte alphanumeric display RAM uses 4 x MCM2114 1K × 4 static RAM devices. 1760 bytes (80 characters × 22 lines) are actually used as display memory, leaving 288 bytes free for the system scratchpad. Table 5-6 and Table 5-7 describe the display format and the corresponding CRTC register contents, respectively.

CHAPTER 5

### Table 5-7 CRTC Resisters Values (Hex)

	1	50	Hz		!	60	Hz	
	140	char./line	IBO	char./line	140	char./line	BO	char./line
RD	1	41	1	81				
R1	1	40	1	50	1 .		1	
R2	1	34	1	63	1		1.4	
R3	1	06	1	0B	1		1	
R4	1	11	1	18	1		150	
RS	1	0F	1	08	1		100	
R:6	1	10	1	16	1		1	
R7	1	10	1	16	1		1	
R8	1	00	1	00	1		1	
R9	1	OF	1	0B	1		1	
R10	1	4A	1	4A	1		1	
R11	1	08	1	0A	1		1	
R12	1	00	1	00	1		1	
R13	1	00	1	00	1		1	
<b>R14</b>	1	00	1	00	1		1	
R15	1	00	1	00	1		1	
	1		1		1		1	

### 5.2.7.2 Alphanumeric Display

-----

At the display data rate needed to display 80 characters per line, two characters must be removed from the display memory at each MPU cycle. The display memory is split into two blocks, an "odd" block and an "even" block, and interleaved to appear as an array of 2K  $\times$  8 bits to the MPU and 1K of 16 bits to the CRTC. The MPU and the CRTC access the display RAM in a multiplexed mode, as shown in Table 5-8.

Table 5-8 Multiplexed Alphanumeric Display RAM Addresses

ADDRESSES	FROM	TO RAM
MPU	CRTC	
A10'	MA1.D	A10"
A9'	MA9	A9 "
A8'	MAB	A8 "
A7'	MA7	A7 *
A6'	MAG	A6 "
A5'	MA5	A5'
A4'	MA4	A4'
A3'	MA3	A3'
A2'	MAZ	A2'
A1'	MA1	A1'

### EXORSET USER'S GUIDE

The MPU address line A0 is not used as part of the alphanumeric memory address, but rather is used to sate the chip select into either the even or odd bank of the array. If address line A0 is low, it will select the even bank of memory, when high it will select the odd bank of memory. Two 74LS640's (USO, U62) form a bidirectional bus switch for the data lines. The R/W' line controls the direction of the data transfer. Two 74LS374 (U63, US1) 8-bit latches latch the 16-bit data flowing to the CRT. The output of these latches is three-state and is controlled by the CRTC MA0 line, delayed by one character (=MADSYNC).

All the timins is derived from the central oscillator. The frequency of this oscillator is at the dot clock rate and is determined by the system parameters. This clock is 16 MHz for a 80 character per line display and 8 MHz for a 40 character per line display. The one or the other clock signal is selected by means of the 74LS157 (U71) multiplexer, controlled by the FIA3 (U101) FB1 line.

Table 5-9 and Table 5-10 show the relationship between the character position on the screen and its actual address in the alphanumeric RAM (offset from the alphanumeric RAM base address). In the standard EXORset the alphanumeric display RAM base address is E000.

### Table 5-9 Alphanumeric Display Characters Location (hex offset from alphanumeric RAM base address) 40 characters/line by 16 lines format

				AND A STATE OF A DESCRIPTION OF A DESCRI			
	COL1	CDL.2	COL3	*********	COL 40	COL.50	COL.64
DOUL	0.0	1 400	07				-
	00	01	02		e./	20	31
ROW2	40	41	42	*********	67	68	7F
ROM3	80	81	82		A7	AB	BF
	ATTAN 5		terre d	16-18 and + 600		641 <b>2</b> (1993)	
	h init sidoo j	· · · · · · · · · · · · · · · · · · ·	1. 4 24		• 36 Table	1. 1. 1. 19	
	and the stand	10 . ml	0.00		- Le ale	S	
•	• • • • • • •	2.0.00	247.1		Part Mark	in a second	
ROW16	300	301	3C2		3E7	3EB	3FF
				w ballst on b			
	<	- DISPL	AYED 0	CHARACTERS	>	<blank< td=""><td>ED-&gt;</td></blank<>	ED->
	•	ROW1 D0 ROW2 40 ROW3 80  	ROW1 D0 01 ROW2 40 41 ROW3 80 81 · · · · · · · · ROW16 3C0 3C1	ROW1         D0         01         02           ROW2         40         41         42           ROW3         80         B1         82           ·         ·         ·         ·           ·         ·         ·         ·           ·         ·         ·         ·         ·           ·         ·         ·         ·         ·         ·           ·         ·         ·         ·         ·         ·         ·           ·	ROW1       D0       01       02          ROW2       40       41       42          ROW3       80       B1       B2          .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .       .         .       .       .       .       .       .         .       .       .       .       .       .         .       .       .       .       .       .         .       .       .       .       .       .       .         .       .       .       .       .       .       .       .         .       .       .       .       .       .       .       .       .       .	ROW1       D0       01       02       27         ROW2       40       41       42       67         ROW3       80       81       82       47         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .       .       .       .         .       .	ROW1       D0       01       02

### Table 5-10 Alphanumeric Display Characters Location (hex offset from alphanumeric RAM base address) 80 characters/line by 22 lines format

	COL1	COL.2	COL3	* * * * * * * * * * * * * * * * * *	COL80
ROW1	DO	01	02		45
ROW2	50	51	52	************	9F
RCIW3	A0	A1	A2		EF
					•
					•
•	•	•	•		•
٠	•		•		• •
ROW22	690	691	692	•••••	6DF
	<		DISPLAYED	CHARACTERS	>

CHAPTER 5

CHAPTER 5

5.2.7.3 Graphic Display

The EXORset provides a high resolution full graphic capability, in a raster of 320 dots (40 bytes) by 256 scans.

The DRTC accesses the dynamic RAM cyclically, once per MPU cycle. The RAS signal is generated at each cycle, allowing the dynamic memory refresh to be performed. If a CAS signal is also applied to one of the 16K RAM block, the contents of this RAM block will appear on the data outputs. These data are loaded from the inverted data bus into the 74LS165 (U74) shift register. Frovided the graphic function is enabled (PIA3 (U101) PB3 line low), the 8-bit word will be shifted out to the CRT, one memory bit controlling one dot in the graphic matrix. Table 5-11 shows the matrix coordinates and the corresponding byte addresses in the graphic memory.

Note that bytes 40 to 63 (columns 321 to 512) are not displayed and must be filled with blanks (zeroes) by software.

Table 5-11 Graphic Display Matrix (hex offset from the graphic RAM base address)

### COL1 ... COL8 COL9 ... COL17 .... COL312 . COL320

CBIT7 ... BITO ICBIT7 ... BITO] .... CBIT7 ... BITO]

ROW1	00	01		27
RCIW2	40	41		67
ROW3	80	81		AZ
ROW4	CO	C1	*****	E7
• •		Charles the state of		Let the
• • • • •		anisy of the party		Section 4. Saul
ROW256	3FC0	3FC1		3FE7

CHAPTER 5

5.2.7.4 Video Mixer

The video mixer combines the horizontal sync, vertical sync, and video data. The video data includes the character data, the row and retrace blanking. The video mixer also combines the graphic and alphanumeric data. If both functions are selected together, the graphic output signal is automatically switched to half-intensity, to make the text easily distinguishable from the graphic pattern.

### 5.2.7.5 UHF Modulator

------

The optional UHF modulator UM1231 (U9) allows the use of a standard TV as display unit (channel E36, 591.25 MHz). The UM1231 features a switchable positive or negative modulation, to adapt to different TV standards. Jumper SW1 (see Table 2-13) selects the desired modulation polarity.

A 75 ohm TV coax cable should be used to interconnect the UHF modulator to the TV antenna input.

Due to the limited bandwidth of standard TV sets, the display format should be restricted to 40 characters per line for acceptable readability.

The UHF modulator specifications are listed in paragraph 1.3.4.

5.2.8 Keyboard and Keyboard Interface

Figure 5-4 shows the keyboard matrix organization. Refer to Table 2-4 and Table 2-5 for pin assignments.

IF1 IF2 IF3 IF4 IF5 IF6 IF7 IF8 IF9 IF10IF11IF12IF13IF14IF15IF16
IESCI ! I * I * I * I % I % I % I % I ( I ) I I = I ** I I I > I DEI I
<u>11-1-2-1-3-1-4-1-5-1-6-1-7-1-8-1-9-1-0-11-A-1-&gt;-1-3-11-A-1-&gt;-1-3-1</u>
I TABIQIWIEIRITIYIUITIOIPI`ICI IBS 14/01
CTR I LAISIDIFIGIHIJIKILI+IXI BET LIFI
RPTI SHIFT I Z I X I C I V I B I N I M I < 1 > 1 ? I SHIFT I IBRKI
SPACE
JFHLE.

### ROW - COLUMN :

Figure 5-4 Keyboard Matrix Organization

The SC80241F Keyboard Encoder is a pre-programmed MC3B70 microprocessor, used to scan a 64 key keyboard. The keyboard is scanned by a 74LS156 open collector 1 of 8 decoder (U105) driven by 3 bits of port 0. The closed keys in the 8  $\times$  8 array are input to port 1, and are debounced and encoded by software. The ASCII code is available at port 4, along with an active low STROBE pulse. The output from port 4 can be restrained if the READY line is held low. An 8-bit FIFD buffers the output until the READY line returns to a high level. In the EXDRset, READY is always held high, but PIA2 (U107) FB7 can be used to implement this function, if desired.

### 5.2.9 Debus Circuitry

The debus circuitry consists basically of the PIA3 (U101) (A-side), the address comparator (U100), the 4K  $\times$  1 MCM66L41 breakpoint memory (U7B) and the run-one-instruction counter (U102).

The basic idea of the breakpoint circuitry is to provide a ninth bit in parallel with the system memory. A breakpoint is set by writing a zero into the desired memory location of the breakpoint RAM. When the breakpoint address is encountered during user program execution, the breakpoint RAM outputs a zero, which in turn generates an NMI to the processor. UP to 4K breakpoints may be inserted in a 4K address window (page). The EXDRbug monitor, controls the breakpoint circuitry and sets the page corresponding to the first breakpoint address entered, by setting the lines FA4 through FA7 of FIA3 to the right value.

A hardware trace function is provided that permits a user program to be executed one instruction at a time. The trace is initiated when the system is in an NMI routine from either a previous trace or having run a breakpoint. The user program counter value saved on the stack is pointing to the next user instruction to be executed. Before executing the Return from Interrupt (RTI) instruction, the trace counter is started via FA3 of FIA3. The RTI instruction is then executed, causing the MPU to relaad its registers from the stack and begin executing the next user instruction. In the mean time the trace counter is counting machine cycles. The sixteenth cycle after the counter is started will be a fetch of the op-code for the next user instruction (RTI takes 15 cycles to execute). The trace counter detects the fifteenth count and senerates a pulse to CA2 of PIA3. After one cycle delay, an NMI is senerated to the MFU. The NMI is low at the end of the first cycle of the instruction. This insures that only one instruction is executed. The first task of the NMI service routine is to set PA3 line back high, resetting the trace counter in readiness for the next step.

### 5.2.10 Serial Interface

The ACIA and line drivers and receivers provide an RS-232C compatible serial I/O interface. Data may be transferred at rates of 110 to 2400 baud. The MC6840 PTM (Programmable Timer Module) timer #3 is used to establish the required baud rate. Table 5-12 shows the hex equivalents of some standard baud rates to be written into PTM timer #3.

### Table 5-12 FTM Timer #3 Hex Equivalent of Baud Rate

BAUD	RATE	HEX VALUE	
110	BAUD	0118	
300	EAUD	0067	
1200	BAUD	0019	
2400	EAUD	0000	

### 5.2.11 Parallel Interface

The parallel interface using the PIA1 (U11) provides the interface between the EXDRset and 700 series line printers. The MEX68PIC Frinter Interconnect Cable is needed for the transition between the EXORset 50-pin card-edge connector and the 36-pin printer connector.

the second second

Data on the FIA1 peripheral interface lines FA0 through PA7 is output through the drivers and appears at connector JD4 as PD (Peripheral Data)1 through FD8. This data is clocked by the DATA STROBE active low output pulse from the FIA1 CA2 line, ACKNLG (Acknowledge) is a low-level signal from the printer to the FIA1 CA1 line indicating that a character has been received. Status signals from the printer are received on PBO, PB1, PB2, CB1 and CB2.

### 5.2.12 Audio Tape Interface

Circuitry for interfacing an audio cassette recorder/player is included on the EXDRset Main Controller Ecard. This circuitry enables the user to store and retrieve data on ordinary audio cassettes at an average of 1333 baud (1333 bits per second).

The audio signal is generated by software (routines are included in the EXORbus monitor). A logical 1 is represented by a one period, 50 % duty cycle, square wave signal, 1 millisecond duration. A logical 0 is represented by a one period, 50 % duty cycle, square wave signal, 500 microseconds duration. The playback signal from the audio tape is recovered using MC3302 comparators (UB), Since some audio tape cassette recorders invert the recorded signal, care should be taken to recover the proper phase . Jumpers SW24 provide for this selection.

EXORSET USER'S GUIDE

5.3 MINI-FLOPPY DISK CONTROLLER BOARD

### 5.3.1 Introduction

The Mini-Floppy Disk Controller Board consists of a MC6843 Floppy Disk Controller (FDC), a  $1024 \times 8$ -bit E/ROM containing the resident driver firmware program, a drive select circuitry, three-state bus interface circuitry, and the necessary address decoding logic to permit accessing from the EXORset bus.

The Mini-Floppy Disk Controller Module occupies 1040 address locations, divided as follows :

- --- E800 through EBFF are assigned to the Resident Driver Firmware
- ---- ECOD through ECD7 are assigned to the MC6843 FDC
- ---- EC08 through ECOF are assigned to the drive select latches

### 5.3.2 FDC and Data Recovery

The MC6843 FDC (Floppy Disk Controller) (U21) performs all read / write and control operations needed to transfer data to / from the mini-disk drives. Refer to the FDC data sheet for a detailed description of the FDC operation.

A phase locked loop data recovery circuit is used to provide the separated data and clocks needed by the FDC. The FLL data recovery circuit consists of a frequency / phase detector circuit (U15) with filter network, a voltase controlled oscillator (U26), two synchronous 4-bit counters (U2, U16), and five flip-flops (U17, U27, U28). Gate U1 is inserted in the loop only for test purposes. The center frequency of the VCO is normally 4.0 MHz with a lock ranse of 3.8 to 4.2 MHz. Lockup time will be less than 384 microseconds.

The Raw Data signal from the disk drive unit is a combination of a 250 KHz clock signal and data. This signal is applied to an input flip-flop circuit consisting of two serially connected flip-flops (U17). This circuit generates a negative putput pulse with a pulse width equal to one VCO time period (approximately 0.250 microseconds). This negative pulse is used to preset the first reference counter (U16) with a 9 and to set the output of the first data flip-flop to a logic high level.

In the data format used in the disk system, the incoming data stream can have only one consecutive pulse missing. By loading the first reference counter with a 9, it will produce a positive output transition within 15 VCD pulses (3.750 microseconds), thus denerating a clock edge even if the data

The negative putput transitions of the first reference counter are inverted and used to clock the first data flip-flop (UZ7), causing the output to change to a logic low level. If another data pulse is present in the incoming data stream, then the first data flip-flop is once again set by the input flip-flop circuit. However, if no data is present, then the output of the first data flip-flop will remain at a logic low level until set by a data pulse, which must occur within 64 microseconds of the last data pulse in order to avoid initiating an error message. When the data pulse is set and the first data flip-flop is set, the next output pulse produced by the reference counter causes the second data flip-flop to togsle, producing the NRZ (Non-Return to Zero) data (RDT) required by the FDC.

### 5.3.3 16K RAM Block

THEDRY DF OPERATION

One block of 16K bytes of dynamic RAM using MCM4116 devices is implemented on the Mini-Floppy Disk Controller Board (UZ through U14). The CRTC is used as an inherent refresh counter for the dynamic RAM located on the Main Controller Board (see paragraph 5.2.5). The RAS' (Row Address Strobe), CAS' (Column Address Strobe) and EAHL (high / low address latch) signals are generated on the Main Controller Board and are available for the Mini-Floppy Disk Controller Board through the EXORset expansion bus (pins Cnot, Dnot, Enot respectively).

### 5.3.4 Mini-Floppy Drives Selection Circuitry

Data bits D0' through D4' are latched into two addressable latches (U20, U29) responding to address ECO8 (ambiguous addresses up to ECOF). These five bits are used to select the mini-disk drives and control the drive motors. Table 5-13 shows the function of each bit. Table 5-13 Mini-Floppy Drives Select Lines

D4'	D3' (1)	D2'	D1 '	D0'	FUNCTION
0	x	1	a	0	Drive 0 selected
0	X	1	0	1	Drive 1 selected
0	X	1.01	99100	0	Drive 2 selected (not used)
D	X	1	1	1	Drive 3 selected (not used)
0	X	0	X	x	All drives desselected
1.	X	0	X	X	Drive motors off

X = don't care (1) provision for double-sided diskettes - not used

id de la contracta bla blacture en la contracta blacture en la contracta blacture en la contracta blacture blac blac blac resur son feine blac blac resur son feine blac resur son feine blac resur son feine blac resur son feine blacture en la contracta blacture en la

The second second

### 5.3.5 E/ROM Resident Driver Firmware

The Resident Driver Firmware stored in the E/ROM device is used to control all of the Mini-Floppy Disk System hardware operations.

5.3.5.1 Initialization

When the Mini-Floppy Disk System is initially accessed by the user, a defined initialization procedure must be used. When the Mini-Floppy Disk System is used with XDOS, this initialization procedure is automatically performed when the command XDOS is entered by the user. However, if the Mini-Floppy Disk System is used in conjunction with a user designed system, the user must include this initialization procedure in his program. Parameters for the initialization procedure are stored in nine sequential bytes, as described in Table 5-14.

5.3.5.2 Error Messades

The ninth byte (FDSTAT) of the initialization procedure contains a hexadecimal error message (from 30 to 39). If no error occurred during the disk operation, then the carry bit will be reset and the FDSTAT byte will contain the hexadecimal number 30 (ASCII 0) : no error. However, if an error does occur, then the carry bit will be set and the FDSTAT byte will contain a hexadecimal number of 31 to 39 (ASCII 1 to 9) that relates to a specific error message. If an error occurs, any disk operation in progress is halted, and control is returned to the user. Each of the error messages (and their corresponding hexadecimal and ASCII characters) is explained in Table 5-15.

training the second secon

EXORSET USER'S GUIDE

Pase 05-26

### THEORY OF OPERATION

CHAPTER 5

Table 5-14 Initialization Parameters for a User Frepared DDS Program

 BYTE NAME
 DEFINITION

 0
 CURDRV
 CURRENT DRIVE - This byte contains the number of the selected drive unit (0 or 1).

 1:2
 STRSCT
 STARTING SECTOR - These two bytes contain the physical sector number of the first sector to

be used (starting sector). For single density mini-disks, this starting sector number must be between 0 and 27F (hex), inclusive.
 3,4 NUMSCT NUMBER OF SECTORS - These two bytes contain the number of sectors to be used. This number

the number of sectors to be used. This number includes a partial sector read, if one is requested. For single density mini-disks, the sum of the numbers contained in the STRSCT byte and the NUMSCT byte cannot be greater than 2B0 (hex) when read or write operations are requested.

5 LSCTLN LAST SECTOR LENGTH - This byte, during read into memory operations, contains the number of bytes to be read from the last sector to be used. This number should be between 1 and 128, since each sector contains 128 bytes. If this number is not between 1 and 128 (inclusively), a CRC error will result when the last sector is read.

6,7 CURADR CURRENT ADDRESS - These two bytes contain the first address from/to which data is to be read/written durind disk read/write orerations. The Resident Driver Firmware automatically updates this entry after each sector is read/written. During write test operations, these two bytes contain the address of a one byte data buffer.

B FDSTAT FLOPPY DISK STATUS - This byte contains a status indicator returned from the Resident Driver Firmware. If an error occurred during a disk operation, the carry bit will be set on return to the caller, and this byte will contain a number indicating the type of error. If no error occurs, then the carry will be reset and this byte will contain the hexadecimal number 30 (ASCII 0). Table 5-15 Disk Error Messages

FDSTAT	ERROR	DESCRIPTION	1	POSSIBLE	CAUSE
(HEX)	CODE				

30

31 E1

EO

ND ERRORS — This status indication is returned when no errors have occurred in the disk operation. On return to the user, the carry bit is cleared.

DATA CRC ERRDR - This status is returned when the CRC following the data is in error. This error would occur after the sector has been read and, if appropriate, written into memory. The CURADR byte will not be updated for the sector with the error. In multiple sector aperations, the equation listed at the end of this table can be used to determine the sector number of the physical sector in which the error occured.

Possible causes of this error include miswritins and misreading the data and/or CRC. If the error occurred during WRVERF or RWTEST, the sector should be rewritten. Otherwise, another attempt should be made to read the sector. The Disk Driver will attempt to read the sector 5 times before returning this error.

32 E2

DISK WRITE PROTECTED - This status is returned whenever an attempt is made to write to a diskette that is write protected (the diskette has the write protection tab punched out). Note that during XDOS initialization, certain information is written onto the diskette. The write protection tab must be covered with a piece of opague tape to allow writing on the diskette.

33 E3 DISK NDT READY - This status is returned when an operation is attempted with a disk that is not ready.

> Possible causes of the not ready status include the drive unit door is not closed, the diskette is not up to speed, the diskette has been inserted into the drive with the wrons orientation, the drive interface cable is not properly inserted.

34 E4

READ DELETED DATA MARK - This status is returned when an attempt is made to read a sector that is prefaced by a deleted data mark. The sector will not be read into memory or written onto the diskette, and the CURADR byte will not be updated for the sector in error. The equation listed at the end of this table can be used to determine the physical sector in error when this error occurs during a multiple sector operation.

A possible cause of this status is that a deleted data mark was intentionally written to the sector.

35 E5

TIMEOUT - This status is returned when the track address has not been found after five attempts.

Possible causes of this error include attempting to read or write a had track or sector or an unformatted disk, Reformatting the disk may eliminate this error. This error may also occur as a result of a bad head alignment.

36 E6 INVALID DISK ADDRESS - This error occurs when the sum of the STRSCT and NUMSCT bytes are greater than the number of sectors on the disk. The RESTOR command does not check for this error.

37 E7 SEEK ERROR - This error occurs if a restore is completed incorrectly or track 0 is found before a seek operation is completed. This error may occur during a restore if the drive is not connected to the controller.

DATA MARK ERROR - This error occurs if a valid data mark for the sector being read has not been found. This error message occurs before the sector is read, and prevents the sector from beins read. The CURADR byte is not updated for the sector in error. The equation provided at the end of this table can be used to determine the number of the physical sector in error, when this error occurs during a multiple sector operation. The Resident Driver Firmware will attempt to read the sector in error five times before returning this error messase.

> Fossible causes of this error include misreading and miswriting the disk.

39 E9

ADDRESS MARK CRC ERRDR - This error occurs when the CRC of an address mark is incorrect. This error occurs before the sector is read or written, and stops the operation in progress. The CURADR byte is not updated for the sector in error. The equation provided at the end of this table can be used to determine the sector number in error, when this error occurs in a multiple sector operation.

Possible causes of this error include miswriting the address mark or its CRC when formatting the disk, and misreading the address mark or its CRC. The Resident Driver Firmware will attempt to read the sector in error five times before returning this error messase,

### EQUATION : PENE = STRSCT + NUMSCT - SCTCNT - 1

where :

FSNE is the sector number of the physical sector in error.

STRSCT is the contents of the STRSCT byte. NUMSCT is the contents of the NUMSCT byte. SCTENT is the two byte value contained in locations \$8 and \$C. This value is set equal to the contents of the NUMSCT byte at the beginning of a disk read or write operation, and is then decremented before each sector operation.

38

E8

CHAPTER 5

### Table 5-16 Resident Driver Firmware Entry Points

5.3.5.3 Resident Driver Firmware Entry Points 

Various entry points (addresses) are available to the user to perform specific operations contained within the E/ROM Resident Driver Firmware. These entry points are provided in Table 5-16. This table is divided into three parts : the initialization and error check routines part, the disk operation routines part, and the line printer driver routines part. For all of the firmware entry points described below, the content of the resisters is unspecified both upon entry and exit from the subroutine (except where otherwise indicated). Each entry point is accessed by executing a "jump to subroutine" instruction (JSR). The parameters must have been set up in RAM as indicated for each specific function. Upon entry to a disk routine, all MPU resisters are saved, as well as the user's top of memory vector. Before returning from a disk routine, all resisters and the top of memory vector are restored. If an error occurred, the FDSTAT byte will be chansed accordingly, and the carry bit set.

NAME ADDR FUNCTION

### INITIALIZATION AND ERROR CHECK ROUTINES :

OSLOAD E800 This entry bootloads the disk operating

system, initializes the stack pointer and drive electronics, and restores the head position of drive D to track D. The bootloader and operating system's retrieval information block from sectors 23 and 24 (decimal), respectively, of drive 0 are loaded into memory beginning at location 32 (decimal) (20 hex). Control is then passed to the bootloader by jumping to that location. If a disk error occurs, the error number is printed at the system console and control is returned to EXORbus. No user parameters need to be specified when the Resident Driver Firmware is entered at this entry point. The firmware will initialize all the required parameters.

FDINIT E822

This subroutine initializes the FDC. No user parameters are required by this subroutine and none are modified by it. This subroutine does not change location FDSTAT or the state of the carry bit.

CHKERR E853 This subroutine checks for a disk error if called immediately after return from a disk operation by checking the carry flag. The subroutine just returns to the user if no error occurred (carry clear). If an error did occur (carry set), then the subroutine prints an E followed by the contents of FDSTAT (in ASCII) and two spaces at the system console. It then sives control to EXDRbus, Other than FDSTAT; no user parameters are required. (If a disk error occurs, the Resident Driver Firmware will load the appropriate data into FDSTAT). CHKERR does not modify any user parameters.

FRNTER E85A This subroutine prints an E at the system console followed by the contents of FDSTAT (in ASCII) and two spaces. FDSTAT is the only user parameter required by FRNTER. It does not modify any user parameters.

DISK OPERATION ROUTINES :

READSC E869 This entry causes the number of sectors (beginning with STRSCT of CURDRV) to be read from the NUMSCT byte into memory beginning at CURADR. The CURADR byte is undated to the next address to be written to after each sector is read. This entry point initializes the LSCTLN byte to 128 (decimal) so that all of the last sector read will be written to memory. This routine does not change CURDRV, STRSCT, or NUMSCT.

READFS E86D This entry causes the number of sectors (beginning with STRSCT of CURDRV) to be read into memory beginning at CURADR. The CURADR byte is undated to the next address to be written to after each sector is read. This entry point does not change LSCTLN, so that only a portion of the last sector read may be written to memory. This routine does not change CURDRV, STRSCT, NUMSCT, or LSCTLN.

RDCRC E86F This entry causes NUMSCT sectors beginning with STRSCT of CURDRV to be read to check their CRC's. The sectors are not written to memory. This routine does not change CURDRV, STRSCT, NUMSCT, LSCTLN, or CURADR.

RWTEST E872 This entry point causes the data at CURADR and CURADR+1 to be written to bytes of NUMSCT sectors beginning with STRSCT of CURDRV. After all of the sectors have been written, they are read back to check their CRC's. This routine does not change CURDRV, STRSCT, NUMSCT, LSCTLN, or CURADR.

RESTOR E875 This entry point causes the head of CURDRV to be restored to track 0. The drive must be ready or restore will return an error. RESTOR does not verify that STRSCT and NUMSCT are valid. RESTOR is used to position the drive's head at known track before using the drive. (The DSLGAD routine restores drive 0). RESTOR does not change CURDRV, STRSCT, NUMSCT, LSCTLN, or CURADR.

SEEK E878 This entry point causes the head of CURDRV to be positioned at the track containing STRSCT. This routine does not change CURDRV, STRSCT, NUMSCT, LSCTLN, or CURADR.

WRTEST E878 This entry point causes the byte of data pointed to by the address in CURADR and CURADR+1 to be written to bytes of NUMSCT sectors beginning with STRSCT of CURDRV. This routine does not change CURDRV, STRSCT, NUMSCT, LSCTLN, or CURADR. WRDDAM E87E

This entry point causes a deleted data address mark to be written to NUMSCT sectors beginning with STRSCT of CURDRY. This routine does not change CURDRY, STRSCT, NUMSCT, LSCTLN, or CURADR.

WRVERF E8B1

This entry point causes NUMSCT sectors beginning with STRSCT of CURDRY to be written from memory beginning at CURADR. CURADR is urdated to the address of the next byte to be read from after each sector has been written. After all of the sectors have been written, thes are read back and their CRC's are verified as in RDCRC. This routine does not chanse CURDRY, STRSCT, NUMSCT, or LSCTLN.

WRITSC E884

This entry point causes NUMSCT sectors beginning with STRSCT of CURDRV to be written from memory beginning at CURADR. CURADR is updated to the address of the next byte to be read from after each sector has been written. This routine does not change CURDRV, STRSCT, NUMSCT, or LSCTLN.

LINE FRINTER ROUTINES :

LPINIT EBCO

This entry point exists only to keep MDDS III compatibility. In MDDS III systems, this subroutine initializes the PIA interfacing with the line printer from a reset condition. In the EXORset, this is done by the EXORbus monitor at RESTART. Therefore LPINIT returns only to the caller program.

LIST EBCC This subroutine sends the contents of the A accumulator to the line printer. If a printer error occurred, carry is set on return to the caller. The LIST routine detects the paper emety and printer not selected conditions as printer errors.

LDATA EBE4 This subroutine sends a character string pointed to by the index register X and terminated by a 04 to the line printer.

LDATA1 EBF2 This subroutine performs the same as LDATA except that this subroutine does not print a carriage return and line feed prior to string. It also uses LIST to send characters to the printer. 5.3.5.4 Disk Mini-Diagnostic Routines

The interactive disk test program included in the disk driver E/ROM is described in CHAPTER 3, paragraph 3.5.2. A Disk Mini-Diagnostic (DMD) routine is also available in the E/ROM resident firmware. This routine permits the user to easily execute any disk function a single time and print the status or to continuously execute disk functions and keep an error count in a RAM location. The locations used by the DMD are listed (by name) in Table 5-17. Both single execution operations and continuous operations are described in the following steps.

1. Single Execution Operation

In order to execute a disk function one time, set up the locations of CURDRV, STRSCT, NUMSCT, LSCTLN, and LDADDR as required for the function. Next, put the entry point address of the function into EXADDR and a non-zero value in ONECON. Then, by typing the EXGRbus command EB98;G, the FDC will be initialized, CURDRV will be restored, and the disk function specified by EXADDR will be executed one time on CURDRV. Upon completion of the disk function or detection of an error, the status is printed at the console (the letter E followed by a single disit 0 to 9), and control is returned to EXORbus. Before starting the DMD, the stack pointer S should be set to a valid area by using the EXGRbus command RS. (The EXORbus stack pointer value is acceptable).

Example :

.0/xx 00 (LF)	Current drive 0
0001 xx 02 (LF)	Starting sector 200
0002 xx 00 (LF)	
0003 xx 00 (LF)	Number of sectors 1
0004 xx 01 (LF)	
0005 xx 40 (CR)	Last sector length 40
.20/ xx 01 (LF)	Buffer address 100
0021 xx 00 (LF)	
0022 xx E8 (LF)	Read partial sector
0023 xx 6D (LF)	
0024 xx FF (CR)	Execute routine once
.EE981G E0	Execute ; no error

### 2. Continuous Execution Operation

In order to continuously execute a disk function, set up locations CURDRV, STRSCT, NUMSCT, LSCTLN and LDADDR as required for the function. Next, put the entry point address of the function into EXADDR and a zero into ONECON. Then, by typing either EB98;G (to start DMD at TDP) or EB90;G (to start DMD at CLRTOP, clear the two byte counters), the FDC will be initialized, CURDRY will be restored, and the disk function specified by EXADDR will be continuously executed an CURDRV until one of the two bute counters is incremented to D. When a counter reaches 0, an E followed by an indication of the last disk status will be printed at the console, and control will be returned to EXORbus. The user can also cause DMD to stop on the first error of a given type by initializing the corresponding counter to FFFF and entering DMD at TDP.

EXORSET USER'S GUIDE

Pase 05-36

Table 5-17 Disk Mini-Diagnostic Routines

NAME	ADDR	DEFINITION
CURDRV	00	Same as for normal disk operations.
STRSCT	01	Same as for normal disk operations.
NUMSCT	03	Same as for normal disk operations.
LSCTLN	05	Same as for normal disk operations.
CURADR	06	Set up by DMD from LDADDR before each execution of the requested disk function.
FDSTAT	08	Same as for normal disk operations.
LDADDR	20	These two bytes must be set up by the user with the data he would normally put at CURADR, DMD will update CURADR to LDADDR before each execution of the requested disk function.

- EXADDR 22 These two bytes contain the address of the entry point of the disk function (READSC, WRVERF, etc.) to be executed by DMD.
- DNECON 24 This byte contains a flag that indicates if the disk function is to be executed once or continuously. If the byte is zero, the disk function will be executed continuously. If the byte is non-zero, the disk function will be executed once.
  - 60-73 This area contains one two-byte counter for each possible status return from 0 to 9. For example, 60 and 61 contain a two-byte count of the 0 status returns, 62 and 63 contain a two-byte count of the 1 status returns, etc.
- CLRTDP EB90 This location is the entry address of DMD and clears the status counters.
- TOP EE98 This location is the entry address of DMD without clearing the status counters.

5.3.5.5 Recording Format

\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_

The format of the data recorded on the diskette is similar to the IBM 3740 format. Data is recorded on the diskette using frequency modulation techniques (each bit recorded on the diskette has an associated clock bit recorded with it). These clock and data bits (if present) are interleaved. By definition, a Bit Cell is the period between the leading edge of one clock bit and the leading edge of the next clock bit. (Thus, the Bit Cell is one clock bit and one data bit if the data bit is present).

When referring to serial data being written to or read from the disk drive, a byte is defined as eight consecutive Bit Cells. The most significant Bit Cell is defined as Bit Cell D, and the least significant Bit Cell is defined as Bit Cell 7. During a write operation, Bit Cell 0 of each byte is transferred to the diskette first, with Bit Cell 7 being transferred last. Correspondingly, the most significant byte is transferred last. During read operations, Bit Cell 0 of each byte will be read from the diskette first, with Bit Cell 7 last. As with writing, the most significant byte will also be read from the diskette first.

The Mini-Floppy Drives are capable of recording up to 40 tracks of data. The tracks are numbered 0 to 39. Each track is made available to the recording head by moving the head with a stepper motor and carriage assembly controlled by the FDC. The diskette is rotated by the drive motor at a speed of 300 rpm. Table 5-18 shows the mini-disk track format, and Table 5-19 is the track / physical sector number conversion table.
# Table 5-19 Track / Physical Sector Conversion Table

Table 5-18 Mini-Disk Soft Sector Format

PHYSICAL START/END	PATTERN	NAME	
			٨
INDEX	16 × FF	Index sap.	I x 1 (3)
			v
	6 × 00	Sync bytes	^
	1 × FE (1)	Address mark	and a second
	C7 (2)		1/43
	TRK	Track number	and the set of the set
	1 × 00		11.1.1.
	SEC	Sector number	s of the second second
	1 × 00		Participation in the state
	2 × CRC	Address CRC (**)	I × 16 (4)
	11 × FF	Identifier sap	ento nese y
	6 × 00	Sync bytes	A LONG COM
	1 × FB (1)(*) C7 (2)	Data mark	No. de la companya de
	128 × DATA	Data	1
	2 × CRC	Data CRC (**)	Fills Hardd
	27 × FF	Data sap	v
			۸
	101 × FF	Track sap	I × 1 (5)
			V

(1) Data pattern

(2) Clock pattern

(3) This field is written once at start of each track.

(4) This field is repeated 16 times (one for each sector)

(5) This field is written once at the end of each track

(\*) Deleted data mark : F8

(\*\*) CRC polynomial : XA16 + XA12 + XA5 + 1

TRA	ACK	FSN	TR	ACK	PSN
DEC	HEX	HEX	DEC	HEX	HEX
00	00	000	20	14	140
01	01	010	21	15	150
02	02	020	22	16	160
03	03	030	23	17	170
04	04	040	24	18	180
05	05	050	25	19	190
06	06	060	26	1A	1A0
07	07	070	27	1B	1.B0
08	08	080	28	1C	100
09	09	090	29	1.D	100
10	0A	0A0	30	1E.	1E0
11	0B	080	31	1F	1F0
12	OC	0C0	32	20	200
13	0D	0D0	33	21	210
14	0E	0E0	34	22	220
15	OF	OFO	35	23	230
16	10	100	36	24	240
17	1.1	1.1.0	37	25	250
18	12	120	38	26	260
19	13	1.30	39	27	270

## CHAPTER 6

#### TEST POINTS AND TROUBLESHOOTING AIDS

# 6.1 INTRODUCTION

Several test points are provided on both the Main Controller Board and the Mini-Floppy Disk Controller Board. Some of the test points are outputs used to monitor signals, or as trigger signals. Some of the test points are test inputs to be grounded, in order to disable IC's or sections of the system, as an aid for isolating faulty components.

This chapter also provides the basic references needed to use the signature analysis technique as an aid for testing and troubleshooting the EXORset (e.g. using the HP-5004A Signature Analyzer).

#### 6.2 TEST POINTS

Table 6-1 lists the test points available on the Main Controller Board and Table 6-2 lists the test points available on the Mini-Floppy Disk Controller Board. CHAPTER 6

#### TEST POINTS AND TROUBLESHOOTING AIDS

Table 6-1 Main Controller Board Test Points

TEST POINT	FUNCTION
T₽01	Output - The scope sync feature is used to trisger an oscilloscope to monitor the waveforms associated with a particular point in a program. This trigger pulse is generated when a match occurs with a breakpoint address.
TF02	Output - This test point allows to monitor the PTM 02 output.
TP03	Output - Same as above, except for PTM 01 output.
TF04	Test input - If grounded, this input disables the data bus and the address bus from the MPU.
	Test input - If grounded, this input disables the memory refresh addresses from the CRTC .
TP06	Output - This output is the system timing reference signal.
TF07	Output - This output is the 16 MHz signal, the highest frequency of the timing chain.
TP08	Test input - If grounded, this input allows to adjust the timing PLL circuitry VCM (U112).
TP09	Output - This output is the E (Enable signal), inverted.
TP:10	Test input - If grounded, this input enables the MFU address bus buffers even if TP04 is grounded.
TP11	Output - This output is the synchronization signal to be used as the system clock normally connected to the E (Enable) (or phase 2) inputs of the M6800 family peripherals.
TP12	Output - MPU address line A15.
TP13	Output - 4fo (4 MHZ).
TP14	Output - CRTC Hsync not.
TP15	Output - CRTC Vsync not.
TP16	Output - GND.
TP17	Output - GND.

TEST POINT	FUNCTION
TF:01	Test input - If grounded, resets the 74LS161 (U2) 4-bit counter of the data recovery FLL circuitry.
TP02	Output - This output is the 250 KHz DCK (Data Clock) signal to the FDC.
TP03	Test input - If grounded, this input disables the data recovery PLL circuitry feedback loop.

Table 6-2 Mini-Floppy Disk Controller Board Test Points

#### 6.3 SIGNATURE ANALYZER REFERENCE SIGNATURES

Signature analysis is based on the "data compression" technique. The data stream available at a logic test node is clocked into a 16-bit feedback shift register during a defined time window. There are 65,536 rossible states to which the shift register can become set during a measurement window. These states are decoded and displayed on four hexadecimal indicators, and become a "signature". This signature is then a characteristic number representing time dependent logic activity during a specified measurement interval for a particular circuit node. Any change in the behavior of this node will produce a different signature, indicating a probable circuit malfunction.

Signatures recorded on a known good system, under defined measurement conditions, are given here as reference, and can be compared with the signatures produced by the system under test. The Hewlett-Packard HF5004A Signature Analyzer has been used. Refer to the HF5004A Signature Analyzer Operating and Service manual for a detailed description and operation instructions.

6.3.1 Stimulus

The stimulus for the circuit is supplied by two ways. Either a ROM program exercizes selected portions of the circuit under test, or the processor is forced into a "free-running" mode, cycling through its address range without responding to other instructions. It is absolutely necessary that the stimulus be repetitive.

Free-running enables the test of the address bus, the address decode logic, the data bus, some of the timing circuits and ROM. This portion of the system, excluding the ROM, is called the "kernel".

ROM-resident control programs test the RAM, the FIA's, the ACIA, the PTM and other selected portions of the system. In this case the START and STOP signals must be generated for each test.

6.3.2 Free-running Mode Signature Analysis 

#### 6.3.2.1 Free-running Mode Implementation

In the free-run mode, several circuits must be disconnected from the data bus. They are listed hereafter :

U88, U14 through U30, U34 through U49, U107, U106, U52, U53, U64, U65, U101, U6, U11 and U12 on the main board and U21, U22 and U7 through U14 on the FDC board.

The free-running mode can be implemented by forcing a NOP instruction into the MPU. This can be done as follows :

Connect pins 18, 16, 15, 13, 12, 11 of U88 on the main board to ground by means of 10K resistors. Connect pins 17, 14 of U88 to +5V by the same way. Ground test point TP05 on the main board.

#### 6.3.2.2 Free-running Mode Operating Procedure

Connect the inputs of the HP5004A Signature Analyzer as follows :

- GROUND test input to ground.

- CLOCK test input as specified later.

- START/STOP test inputs to U89 pin 23.

- Set the front panel Start, Stop and Clock switches on the falling edge position.

- Turn EXORset power on.

- Turn HP5004A power on.

6.3.2.3 Free-running Mode Signature Table 

The signatures that should be read in the free-running mode are listed in Tables 6-3 and 6-4 for the main controller board and in Tables 6-5 and 6-6 for the FDC board.

Table 6-3 Free-running Mode Main Board Signature Table with CLOCK input on U59 pin 6

U96	2	0U16	10110	3	UF73	I U83	3	0000	I U61	З	UP73
	5	U165	A Distance	6	P15F	In the	8	0UF8	Parts 1	4	7764
	8	1020	1	8	UF73	1	11	F-1149	1	5	UP73
	9	P15F	1	1.1	077H	1			ł	6	CA98
		****				+			1	1.0	UP73
U66	9	UF73	I U70	З	UH74	I U71	4	669F		1. 1.	HF06
	1.0	UP73	1	6	UF73	1	7	UP73	1	12	UP73
	1.1.	UF73	1	8	U165	1			1	13	F'U49
	1.2	P15F	!	11	UP43	1			1		
U72	З	0000	1 085	З	UP73	1 U87	4	98FH	1 095	1	UP73
	5	0000	1	5	0U16	1	7	FH3F	1	4	0000
	7	98PH	1	7	98PH	1	9	U90F	1		
	9	1020	1	9	3F59	1	1.1.	0UF8	1		6
	1.1	89H7	1	1.1.	98PH	1	13	89H7	1		
	13	FH3F	1	13	0U16	1			1		

The FDC board must be disconnected The signature on the +5V supply must be UP73

#### TEST POINTS AND TROUBLESHOOTING AIDS

Table 6-4 Free-running Mode Main Board Signature Table with CLOCK input on U85 pin 10

•													
1 U89	5	0000	i	U77	З	FFFF	i U98	3	0003	i	U26	9	6603
1	6	0000	1		5	F763	1	5	0003	1		10	U3H6
1	8	UUUU	1		7	0356	4.000	7	4FCA	1	(*)	11	PACH
1.000	9	FFFF	1		9	U759	1	9	4868	1		13	FACU
1	10	8484	1		12	U759	1	12	9UP1	1		14	3838
1.00	11	F763	1		14	1U5P	1	1.4	0001	1		15	7633
Lines.	12	1U5P	1		16	8484	1	1.6	6U28	1		16	160H
	13	0356	T		18	UUUU	1.0.0	1.8	0003	1		17	0400
	1.4	U759	1.				· · · · · · · · · · · · · · · · · · ·			+-			
J	15	6F9A	1	U90	3	6F9A	I U24	3	AFA5	1	U27	9	CFHU
	1.6	7791	1		5	7791	1	5	2UPF	1		10	57HU
	17	6321	I.		7	6321	Long to	7	AOCA	1	(ж)	1.1.	96FA
	1.8	37C5	1		9	3705	1	9	0003	1		13	546H
	19	6U28	1		12	37C5	1	12	1111	1		14	CA13
(	20	4FCA	1		1.4	6321	1	14	F1CH	1		15	H75C
•	21	4868	1		1.6	7791	1	1.6	F707	1		1.6	A3UU
	22	9UP1	1		18	6F9A	1	18	5H3U	1		17	AA68
	23	0001	1			•	+			+-			
	32	0003	1	U56	6	7409	1 U58	: 1.	13PH	1	U93	6	0003
	34	0003	1		8	H3F9	1	4	13PF	1		8	F257
	35	0003	1				1	10	0000	1		12	0000
U29	1.0	732H	1	U28	9	826H	10100	З	P254	1	U54	1	7409
	11	A49F	1		10	6039	1	4	P254	1		4	74UA
	12	7302	1		1.1.	9564	1	1.0	P254	1		10	H3PA
	13	51P2	1		12	A713	1	11	F254	1		13	H3P9
	14	8P04	1.				1			1			
	15	5033	1	U55	4	UUUF	1			1			

The FDC board must be disconnected The signature on the +5V supply must be 0003

(\*) for that measurement U101 pin 10 must be grounded

Table 6-5 Free-running Mode FDC Signature Table . with CLOCK input on U85 pin 10

U24	з	3705	1	U40	з	6U28	1	U41	З	P763	1	U22	9	3551
	5	4868	1		5	37C5	1		5	8484	1		10	3CCP
	7	0356	1		7	6321	1		7	FFFF	1	(*)	11	8386
	9	6321	1		9	7791	1		9	UUUU	1		13	0385
	12	UUUU	1		12	4FCA	1		12	1.U5P	1		14	UOFF
	14	6U28	1		1.4	4868	1		1.4	0356	1		15	29CL
	16	0003	1		16	9UF'1	1		1.6	U759	1		16	HP83
	18	4FCA	1		18	0001	1		18	6F9A	1		17	CA03
U43	3	C168		U18	З	0000	1	U32	З	U3H4	i	U42	з	P763
	4	C168	1		8	0000	1		4	U3H4	1		4	C168
	10	C168	1		11	755H	1		1.0	U3H4	1		10	C168
	11	C168	1				1		11	U3H4	1		11	F760
114	2	0000		U19	3	0003	1	U31	9	2FF1	1	U23	з	755F
	6	0000	1		6	7805	1		10	7805	1		4	755F
	8	0000	1				1				1			
	1.0	0000	1	U36	6	U3H7	1				1			
	12	0000	1		8	A97A	1				1			

The signature on the +5V supply must be 0003

(\*) A test PROM (MCM2708) filled with a pattern of 0,1,...,FF through its full address field must be inserted into socket U22

#### Table 6-6 Free-running Mode FDC Signature Table with CLOCK input on U59 pin 6

:				- : .				- : .				• • •				-:
1	U37	9	UF73	1	U30	2	UF73	1	U37	3	89H7	1	<b>U</b> 38	8	UF73	1
1		14	UF73	1		8	0000	1		5	98F'H	۱				1
-		16	0U16	1		10	0211	1		7	FH3F	1				1
1		18	UF73	1		12	334U	1		12	1020	1				1

The signature on the +5V supply must be UP73

#### TEST POINTS AND TROUGLESHOOTING AIDS CHAPTER 6

## TEST POINTS AND TROUBLESHOOTING AIDS CHAPTER 6

6.3.2.4 Free-running Mode Data Bus Check

The data bus may then be checked by implementing test PROM's into U30 (MCM2716) on the main board and U22 (MCM2708) on the FDC board . The test PROM's are programmed with the Pattern 0,1,2,...,FE,FF,0,1,2,...,FF,... for their complete address field.

The operating procedure is the same as described in 6.3.2.2, with the Clock switch on the rising edge position. The signatures that should be read are listed in Table 6-7.

Table 6-7 Data Bus Free-running Mode Signature Table with CLOCK input on U85 pin 10

1	U97	2	543A	1	U88	2	3HF5	
1		3	1037	1		З	70F5	
1		4	99AH	1		4	U97U	
1		5	8620	1		5	P6U9	
1		6	5808	1		6	386A	
1		7	7F97	1		7	9F45	
1.1		8	981A	1		8	78F8	
1		9	FUA4	1		9	065C	

The signature on the +5V supply must be 0003

6.3.3 Program Controlled Mode Signature Analysis

It is time to take a step back and examine where we are. We know that:

- The MPU can run through its address field correctly.

- The address decoding circuit is good.

- The data bus is clear of faults.

6.3.3.1 Program Controlled Mode Implementation 

The next thing to do is reconnect the data bus to the MPU and remove the forced free-run instruction. This will be done by :

- Removing the ground from TP05 on the main board.

- Removing the pull up/pull down 10K resistors from the U88 socket on the main board.

- Removing the test FROM's.

- Inserting the test program PROM into U30 on the main hoard.

- Reconnecting U88 and U101 on the main board.

The different programs used to check selected portions of the system are initiated by the switch SW18 on the main board. They are listed in Table 6-8.

#### Table 6-8 Test Program Selection

:	:		\$	-		
I SW18-1	1	SW18-2	1	1	to enclose the statement of	
l Open	+ +	Oren	+ 1		RAM's & CRT diagnostic	
l Open	1	Closed	+	-	PTM, ACIA diagnostic	
l Closed	i	Open	1	1	FIA's diagnostic	

CHAPTER &

#### TEST POINTS AND TROUBLESHOOTING AIDS CHAPTER 6

6.3.3.2 RAM Check Operating Procedure .

Once the RAM test program has been selected according to Table 6-8 and the FDC board implemented, connect the inputs of the HP5004A as follows :

- GROUND test input to ground.
- CLOCK test input to U70 pin 8.
- START/STOP test inputs to U101 pin 15.

- Set the front panel Stop and Clock switches on the rising edge position and the Start switch on the falling edse position.

- Turn EXORset power on.

- Turn HP5004A power on.

6.3.3.3 RAM Check Signature Table ------

The signatures that should be read are listed in Table 6-9.

#### Table 6-9 RAM Signature Table

1	1100	1 1	F788		1188	4.4	annu		11000			100				
	000	-L -L			088	11	288U		<b>U88</b>	11	4H32	1	<b>U89</b>	11	1F24	1
1		12	1UFP	1		12	5UA1	1		12	3734	1		12	2639	1
1	(1)	13	F769	1	(2)	13	68A4	1	(3)	13	7P95	1	(4)	13	97FC	1
1		14	109F	1		14	0243	1		14	3932	1		14	CPAH	1
1		15	1C15	1		15	7APA	1		15	1296	1		15	9APC	1
1		1.6	C5PH	1		16	P375	1		16	38FC	1		16	2028	i
1		17	НЗНС	1		17	437A	1		17	11PF	1		17	7158	1
I.		18	SHOU	1		18	FU22	1		18		Î.		18		÷.

(1) U52,U53,U64 and U65 must be reconnected on the main board (2) U34 through U41 must be reconnected on the main board (3) U42 through U49 must be reconnected on the main board (4) U7 through U14 must be reconnected on the FDC board

The signature on the +5V supply must be CS8A

6.3.3.4 CRTC Check Operating Procedure \_\_\_\_\_

Connect the inputs of the HP5004A Signature Analyzer as follows :

- GROUND test input to ground.

- CLOCK test input to U92 pin 21.
- START/STOP test inputs to U92 pin 40.

- Set the front panel Start, Stop and Clock on the rising edge position.

- Turn EXORset power on.

- Turn HP5004A power on.

6.3.3.5 CRTC Check Signature Table 

The signatures that should be read are listed in Table 6-10.

#### Table 6-10 CRTC Signature Table

U92	4	1497	1	U63	2	34FA	1	U55	2	33CP	1	U82	6	U479
	5	7989	1		5	CFF4	1		6	HF68	1			
	6	4H28	1		6	2694	1		8	0896	1	U58	11	A7U8
	7	049C	1		9	024H	1		10	9UAH	1			
	8	080F	1		12	0406	1		12	4C53	1	U69	8	F'034
	9	31U6	1		15	18UC	1				1			
	10	H7AC	1		16	6CH5	1				1			
	11	U458	1		19	UA2F	1				1			
	12	4730	1.								.+.			
	13	UHC8	1	U75	12	8000	1	U57	1.	AH58	1	U76	9	8C5A
	14	0544	1		13	2A70	1		5	44CH	1			
	18	9UAH	1		14	F7C4	1		10	P345	1			
	35	25F1	1		15	F695	1				1			
	36	UCA7	1		16	3294	1				1			
	37	FC08	1.								+			
	38	971F	1	U80	2	34FA	1	U56	З	A7U8	۱	U84	8	9H72
	39	HF68	۱		5	HUHF	1		13	AH58	1			
	40	P740	1		7	PUPP	1				I			

The signature on the +5V supply must be H4UP

6.3.3.6 ACIA and PTM Check Operating Procedure 

Once the ACIA/PTM test program has been selected according to Table 6-8, and U6, U12 has been plussed in, connect the inputs of the HF5004A as follows :

- GROUND test input to ground.
- START/STOP test inputs to U101 pin 15.
- CLOCK test input as specified later.

- Set the front ranel Start and Clock switches on the falling edge position and the Stop switch on the rising edse position.

- Turn EXORset Fower on.

- Turn HP5004A power on.

6.3.3.7 ACIA/PTM Check Signature Table 

The signatures that should be read are listed in Table 6-11.

Table 6-11 ACIA and PTM Signature Table

									+++		- 1				+
U5	3	PH9H	1	U7	3	A32F	1	U6	5	0000	1	1112	-3	7700	
	6	4FC1	1		6	0000	1				i	1.) J. K.			-
(1)	8	FH9H	1	(1)	8	0000	1	(1)		115.72.1		100			1
	11	PHQH	i			0000	1	(1)			1	(2)	A/	0000	1
	(1)	6	6 4PC1 (1) 8 FH9H	6 4PC1   (1) 8 FH9H	6 4FC1   (1) 8 FH9H   (1)	6 4FC1 1 6 (1) 8 FH9H 1 (1) 8	6 4FC1   6 0000 (1) 8 FH9H   (1) 8 0000	6 4FC1   6 0000   (1) 8 FH9H   (1) 8 0000	6 4FC1 I 6 0000 I (1) 8 FH9H I (1) 8 0000 I (1)	6 4PC1   6 0000   6 (1) 8 FH9H   (1) 8 0000   (1)	6 4FC1   6 0000   6 A32F (1) 8 FH9H   (1) 8 0000   (1)	6 4FC1   6 0000   6 A32F   (1) 8 FH9H   (1) 8 0000   (1)	6 4FC1   6 0000   6 A32F   (1) 8 FH9H   (1) 8 0000   (1)	6         4FC1         6         0000         1         6         A32F         6           (1)         8         FH9H         (1)         8         0000         1         (1)         1         (2)         27	6         4FC1         6         0000         1         6         A32F         1         6         85HP           (1)         8         FH9H         (1)         8         0000         (1)         1         (2)         27         0000

(1) HP5004A CLOCK input must be on U6 pin 3

(2) HP5004A CLOCK input must be on U85 pin 10 and START/STOP inputs on U12 pin 27

6.3.3.8 PIA's Check Operating Procedure

Once U11, and U107 are reconnected and the PIA check program has been selected according to Table 6-8, connect the inputs of the HP5004A Signature Analyzer as follows :

- GROUND input to ground.
- CLOCK input to U85 pin 10.
- START/STOP inputs to U101 pin 15.

- Set the front panel Start and Clock switches on the falling edge position and Stop on the rising edge Position.

- Turn EXORset power on.

- Turn HP5004A power on.

6.3.3.9 PIA's Check Signature Table - -----

The signatures that should be read are listed in Table 6-12.

#### Table 6-12 PIA's Signature Table

U1.01	2	71-174	1	U1.1.	2	3555	10107	2	17765	З		F434
	3	299U	1		З	9006	1	3	PA12	1	5	P79U
	4	1048	1		4	F434	1	4	HOFF	1	7	F921
	5	C380	1		5	P79U	1	5	A9U3	1	9	9006
	6	0A83	1		6	P921	1	6	8986	1	11	3555
	7	A95F	١		7	9618	1	7	U27U	1	13	89AA
	8	6AP6	1		8	7U5P	1	8	8535	1		
	9	F2C1	1		9	2108	1	9	8UF 0	1U100	3	COAP
	10	HA9C	1		39	89AA	1			· · • · · · · · · · · · · · · · · · · ·	·· ··· ··· ···	···· ··· ··· ··· ··· ··
	1.1	F371	١				10108	8	139H	10102	15	A9C7
	12	H728	1.									
	13	1C8H	1	U2	9	21.08	I U93	8	UA04	I U95	4	37H6
	14	01C8	1		11	7USP	1	12	745C	1		
	1.9	7C7F	1		13	9618	1			I U85	3	HA9C

The signature on the +5V supply must be 4FAA

CHAPTER 7

DEVICE LOCATION AND SCHEMATICS

This chapter contains the component location diagrams and schematics of the EXDRset Main 'Controller Board and Mini-Floppy Disk Controller Board. Component location diagrams and schematics of the video display monitor, the mini-floppy drives, and the power supply are in their respective maintenance manuals (see AFFENDIX A, B, and C).

#### CHAPTER B

#### PARTS LIST

This chapter provides the parts list for the EXORset Main Controller Board and Mini-Floppy Disk Controller Board. The list reflects the latest issue of hardware at the time of printing.

CHAPTER 8

Table 8-1 EXORset Main Controller Board Parts List

101 101 124

0001	01. 01	REF REF	AR	R	SCHEMATIC DWG ASSEMBLY DWG	63EW1215X 01EW1215X01
0010	01	1	EA	B	MAINFRAME PCB	84EW6215X01
0010	01	1	EA	В	CRISTAL QUARZ 4.0 MHZ	48NW9606A22
0020	01	1	EA	B	UHF MODULATOR	ASTEC UM1231
0030	01	1	E.PI	Б	OHP HODGEN GR	
0040	01	6	EA	E	4D FIN DIF SOCKET	28NW9802809
0050	01.	1	EA	B	28 PIN DIF SDCKET	28NW9802C54
0060	01	17	EA	B	24 FIN DIF SOCKET	28NW9802B08
0070	01.	6	EA	В	18 PIN DIF SDCKET	28NW9802C04
0800	01	1.7	EA	E	16 FIN DIF SOCKET	28NW9802807
0090	01.	1	EA	В	2N3904	
0100	01	1	EA	E	2N4401	48NW9610A01
0110	01.	1.	EA	в	1N4148	
0120	01	2	EA	B	1N914	
0130	01.	4	EA	в	SN74LS00N	51NW9615E91
0140	01	1	EA	E:	SN74LS01N	51NW9615F62
0150	01.	2	EA	В	SN74LS02N	51NW9615C20
0160	01	1	EA	B	SN74LS04N	51NW9815C21
0170	01.	1	EA	В	SN74LS08N	51NW9615C22
0180	01	2	EA	E	SN74LS10N	51NW9815E88
0190	01	1.	EA	B	SN74LS14N	
0200	D1	1	EA	B	SN74LS20N	51NW9615F05
0210	01	1.	EA	В	SN74LS30N	51NW9615C23
0220	01	2	EA	B	SN74LS32N	51NW9615C24
0230	01	2	EA	В	SN74LS38N	
0240	01	5	EA	E	SN74LS74AN	51NW9815C25
0250	01	1	EA	В	SN74LS86N	51NW9615F01
0260	01	1	EA	B	SN74LS138N	51NW9615C69
0270	01.	1	EA	B	SN74LS139N	51NW9615C70
0280	01	1	EA	B	SN74LS156N	51NW9815E59
0290	01.	1.	EA	В	SN74LS157N	51NW9615C27
0300	01	1	EA	E	SN74LS161N	51NW9615C28
0310	01.	1.	EA	В	SN74LS164N	51NW9615F41
0320	D1	2	EA	E	SN74LS165N	
0330	01.	1	EA	B	SN74LS174N	51NW9615C29
0340	01	В	EA	B	SN74LS244N	
0350	01.	1.	EA	B	SN74LS266N	51NW9615F09
0360	01	1	EA	B	SN74LS279N	51NW9815E94
0370	01.	2	EA	В	SN74LS374N	51NW9615E99
0380	01	4	EA	B	SN74LS640N	51NW9815F83
0390	01.	1.	EA	В	MC1455	51NW9615B65
0400	01	1	EA	E	MC1488P	51NW9815829
0410	01.	1.	EA	B	MC1489P	51NW9615B30
0420	01	1	EA	E	MC3302	
0430	01	1.	EA	В	MC4024	51NW9615A28
0440	01	1	EA	B	MC4044	51NW9615831
0450	01.	1.	EA	В	MC6809L	51NW9615F86
0460	01	з	EA	E	MC6821	51NW9615827
0470	01.	1.	EA	в	MC6840	51NW9615D81
0480	D 1	1	EA	E	MC6845L	51NW9615F28
0490	01.	1.	EA	В	MC6850	51NW9615D48
0500	01	4	EA	B	MC6887	51NW9615871

0510	01.	1	EA	В	SC80241P	
0520	01	1	EA	B	MC79L05G	
0530	01	1.	EA	В	MC14017	51NW9615D07
0540	01	4	EA	B	MCM2114L30	51NW9615F47
0550	01	2	EA	В	MCM2716L	
0560	01	16	EA	B	MCM4116	
0570	01	1	EA	B	MCM6641-20	51NW9615F37
0580	01	1	EA	B	MCM6674L	CALIFORT GIA GI
0590	01	1	EA	В	HM7620	HARRIS
0600	01	2	EA	B	MCMZ640DC	T IFTY CA.S
0610	01	93	EA	B	+01 UF CERAMIC	
0620	01	21	EA	B	.10 UF CERAMIC	21NW9702A09
0630	01	2	EA	B	+10 UF POLYESTER	2
0640	01	2	EA	B	10 UF BEAD TANT	
0650	01	5	EA	B	1.0 UF BEAD TANT	
0660	01	1		B	47. UF TANTALUM	
0670	01	2		B	22. PF	
0680	01	1	EA	B	·68 UF POLYESTER	
0690	01	1	EA	B		
0700	01	1	EA	B	6-30 PF VARIABLE	
0710	01	3		B		001000000000
0720	01	2	EA	B	25 UF/16V ELECTRD	23NW9618A33
0730	01	4			3.9 K RESISTOR 1/4W	
0730	01		EA	B	390 E RESISTOR 1/4W	
0750		1	EA	B	680 E RESISTOR 1/4W	
0750	01	5	EA	B	1.0 K RESISTOR 1/4W	
0780	01	B	EA	B	2.2 K RESISTOR 1/4W	
0780	01	2	EA	В	330 K RESISTOR 1/4W	
	D1	В	EA	В	4.7 K RESISTOR 1/4W	
0790	01	5	EA	В	10. K RESISTOR 1/4W	
0800	01	1	EA	В	820 K RESISTOR 1/4W	
0810	01	1	EA	В	240 E RESISTOR 1/4W	
0820	01	1	EA	B	1.5 K RESISTOR 1/4W	and a state of a
0830	01	1.	EA	В	470 E RESISTOR 1/4W	
0840	01	З	EA	E	39. K RESISTOR 1/4W	
0850	01.	1.	EA	В	150 E RESISTOR 1/4W	
0880	01	В	EA	B	3.3 K RESISTOR 1/4W	
0870	01	1	EA	В	47. K RESISTOR 1/4W	
0880	01	2	EA	B	560 E RESISTOR 1/4W	
0890	01	1	EA	B	1.0 M RESISTOR 1/4W	
0900	01	1	EA	B	22. K RESISTOR 1/4W	
0910	01	1.	EA	B	10. E RESISTOR 1/4W	
0920	01	1	EA	B	820 E RESISTOR 1/4W	
0930	01	1.	EA	В	100 E RESISTOR 1/4W	
0940	01	2	EA	B	1 K RES NETWORK SIL10	BOURNS
0950	01.	1	EA	В	1 K RES NETWORK SIL8	BOURNS
0960	01	з	EA	В	10K RES NETWORK SIL10	BOURNS
0970	01.	1	EA	B	PCB RESET SWITCH	C & K
0980	D:1	3	EA	B	2X43 FIN FCB CDN	28NW9802A72
0990	01.	1.	EA	В	5 FOLES DIN CON	28NW9802C10
1000	D 1.	1	EA	E	23 FIN KEYBOARD CON	
1010	01	1.	EA		B PIN KEYEDARD CON	
1020	01	1	EA	E	10 PIN POWER CON	28NW9802835
1030	01.	1.	EA	В	BUZZER	SMB-12
1040	01	1	EA	E	VIDED CON	

EXORset USER'S GUIDE

EXORset USER'S GUIDE

Pase 08-03

Table 8-2 EXORset Mini-Floppy Disk Controller Board Parts List

Table 8-3 EXORset Hardware and Cables Parts List

					1.44									
			PT- 1-1-1-1	40	0.000	SCHEMATIC DWG	62EW1216X							
7	001	44. 445	REF	AR	R		01EW1216X01	0001	01	REF	AR	R	ENCLOSURE DWG	15DW1980X
	002		REF	AR	R	ASSEMELY DWG		0002	01	REF	AR	R		01DW1981X
C	010	01	1	EA	B	FDC PCB	B4EW1216X01	0003	01	REF	AR	R		0109412017
0	020	01.	1	EA	B	40 PIN DIP SOCKET	28NW9802E09	0004	01	REF	AR	R		A
0	030	01	1	EA	B	24 PIN DIP SOCKET	28NW9802808	0005	01	REF	AR	R		01DW1976X
0	040	01.	8	EA	B	16 PIN DIP SOCKET	28NW9802E07	0006	01	REF				
0	050	01	1	EA	B	MP56571	48NW9610A21	0007	01		AR	R	CARD GUIDE SUPPORT DWG	
0	060	01	1	EA	в	SN74LS00N	51NW9615E91			REF	AR	R		
	070	D1	2	EA	в	SN74LS04N	51NW9615C21	0008	01.	REF	AR	R	DISK DRIVE DWG	01DW1978X
	080	01	1	EA	B	SN74LS1.0N	51NW9615E88	0009	01	REF	AR	R	DISK DRIVE BRACKET DWG	
			1	EA	B	SN74LS21N	51NW9615F35	0010	01	1	EA	B	ENCLOSURE	TEKO
	090	01					51NW9615C23	0020	01	1	EA	B	FOWER SUPPLY	PLT840 MDD
	100	01.	1	EA	B	SN74LS30N		0030	01.	1.	EA	В	10 PIN SUPPLY CONNECTOR	
	110	01	1	EA	B	SN74LS32N	51NW9615C24	0040	01	1	EA	B	9" CRT	M689MDM9
	120	01.	2	EA	В	SN74LS38N		0050	01	1	EA	B	20 PIN CRT CONNECTOR	AMP 583299-1
(	130	01	4	EA	В	SN74LS74AN	51NW9615C25						LO FILL ON CONNECTOR	PINE 0032.77"1
(	140	01.	1	EA	В	SN74LS122N	51NW9615E92	0060	01	1	EA	в	CRT SHROUD	
(	150	01	1	EA	B	SN74LS139N	51NW9615C70	0070	01.	î	EA	B	CRT FILTER	
(	140	01	2	EA	В	SN74LS161N	51NW9615C28	0070	01.	л,	CH	D	LKI FILIEK	HRLG-50-9GR
(	170	01	1	EA	В	SN74LS175N	51NW9615F16	0080	01	-			Land Land An an an an and a	ECKART L
(	180	01	5	EA	B	SN74LS244N		0090		2	EA	В	MINI DRIVES	BASF 6106
	190	01	4	EA	B	SN74LS266N	51NW9615F09		D1	3	EA	B	34 FIN EDGE CONNECTOR	28NW9802B63
	200	01	1	EA	B	SN74LS640N	51NW9615F63	0100	01.	1	EA	B	(1)FLAT CABLE 34 CONDUCTORS	
	210	01	1	EA	B	MC1455	51NW9615865	0110	01	1	EA	E	(1)FRINTED WIRING BOARD	B4CW622DX01
	)220	01	1	EA	B	MC4024	51NW9615A28	0120	01	1.	EA	В	(1)15/10K RES NETWORK	51NW9626A11
			ter	EA	B	MC4044	51NW9615831	0130	01	1	EA	B	(1)FLAT CABLE 50 CONDUCT	30NW9302A07
	)230	01	1					0140	01.	1	EA	в	(1)36 PIN PLUG CONNECTOR	28NW9802832
	)240	01	1	EA	B	MC6843L	51NW9615F26	0150	01	1	EA		(1)50 FIN FCB TRANSF CONN	28NW9802A08
	)250	01	1	EA	B	SN7417	51NW9815C75	0160	01	1	EA		(1)50 PIN EDGE CONNECTOR	28NW9802A56
	1260	01	1	EA	В	MC79L05G		0170	01	1	EA		(2)20 PIN EDGE CONNECTOR	28NW9802B23
	0270	01	В	EA	B	MCM4116		0180	01	1.	EA		(2)FLAT CABLE	201997002623
1	)280	01.	1	EA	B	MCM27A08C		0190	01	1	EA		(2)25 PIN CONNECTOR	
1	0290	01	3	EA	B	25. UF/16V ELECTRO	23NW9618A33	0		+	1	E	(2)20 PIN CONNECTOR	501-659-2
1	0080	01.	13	EA	B	0.1 UF CERAMIC	21NW9702A09	0200	01	1.	F" A	-	PS & ALL PLANT PS THERE IS A MUSIC PRO	ANSLEY
	0310	01	30	EA	E	.D1 UF CERAMIC		0210	01	1	EA	B	200K POTENTIDMETER	
	0320	01	3	EA	В	1.0 UF BEAD TANTAL		0210	0.1	1	EA	E	KEYBOARD	CHOMERICS
	0330	01	2	EA	B	0.1 UF BEAD TANTAL		0000				12		SIGMA IND.
	0340	01	1.	EA	B	.01 UF POLYESTER		0220	01.	1.	EA	в	FAN	ETRI 98XH
	0350	01	91123	EA		6-30 PF VARIABLE		0230	0:1	2	EA	B	CARD GUIDE SUPPORT	
	0360	01	1	EA		47 PF		0240	01	6	EA	В	CARD GUIDES	
	0370	01	118		B	22 PF		0250	01	1	EA	B	MAINS MALE FLUG	
				EA	100 C			0260	01.	1.	EA	B	POWER SWITCH	
	0380	01	1.	EA	B	56 PF	DOLIDARD.	0270	01	1	EA	E:	FUSE HDLDER	
	0390	01	1 *	EA	B	1.B K RES NETWORK SIL8	BOURNS	0280	01.	1.	EA	8	FUSE 3A FAST	
	0400	01.	1	EA	B	220/330E RES NETWORK SILB	BUDENS	0290	01	1	EA	B	MAINS CABLE	
	0410	01	1	EA	B	270 E RESISTOR 1/4W		0300	01	1	EA	В	DRIVE MAINTENANCE MANUAL	
	0420	01.	2	EA	B	B20 E RESISTOR 1/4W		0310	01	î	EA	B	LABEL	
	0430	01	1	EA	B	220 E RESISTOR 1/4W		0320	01	4	EA			
	0440	01.	2	EA	В	2.2 K RESISTOR 1/4W		0330	01			B	BRACKETS	
	0450	01	1	EA	B	1.0 K RESISTOR 1/4W				1	EA	B	KEYBOARD SUPPORT	
	0460	01.	1.	EA	в	330 K RESISTOR 1/4W		0340	01.	1.	EA	В	GUIDE SUPPORT BAR	
	0470	01	1	EA	B	1.0 M RESISTOR 1/4W								
	0480	01	ż	EA	B	22. K RESISTOR 1/4W		(1) ()	et i ona	al Frinte	r Inter	face	Cable (MEX68PIC)	
	0490	01	2	EA	B	CARD EXTRACTOR		(2) 01	⇒ti.ona	al RS-2320	C Inter	face	Cable	
		17 .L	<b>e</b>	1	P	WITTER MARY INTERIORY								

#### APPENDIX A

#### M-2000 CRT MAINTENANCE MANUAL

# Chapter 7— M68MDM1/M68MDM9 5" and 9" Display monitors





FIGURE 7.0. - DISPLAY: M68MDM1 AND M68MDM9.

7.1. GENERAL INFORMATION

The model described herein is fully transistorized

(except CRT) and applicable for displaying alphanumeric characters. The model M68MDM operates with composite video input as well as with separate TTL synchronisation levels vertical, horizontal and video inputs,

The CRT'S employed are of the magnetic deflection type with integral implosion protection. An operating voltage of 12 volts DC @ 650 mA (typical) is required from an external power supply.

Input and output connections for the monitor are made through a 10-pin edge connector on the signal circuit card. Inputs consist of video, horizontal/vertical sync, +12 volts and ground. Output connections are provided for an optional remote brightness control.

Two plug-in etched circuits card are utilized, a signal circuit card and a deflection circuit card. Components are mounted on the top of the circuit cards and copper foil on the bottom. Schematic reference numbers are printed on the top and bottom of each circuit card to aid in the location and identification of components for servicing. All standard operating/adjustment controls are mounted in a convenient manner on both circuit cards.

Circuitry consists of four stages for video amplification, six stages for horizontal/vertical sync and deflection processing, and one stage for video blanking during retrace.

#### CAUTION

No work should be attempted on any exposed monitor chassis by anyone not familiar with servicing procedures and precautions.

#### 7.2. SAFETY WARNING

1. Safety procedures should be developed by habit so that when the technician is rushed with repair work, he automatically takes precautions.

-0

2. A good practice when working on any unit, is to first ground the chassis and to use only one hand when testing circuitry. This will avoid the possibility of carelessly putting one hand on chassis or ground and the other on an electrical connection which could cause a severe electrical shock.

3. Extreme care should be used in Handling the picture tube as rough handling may cause it to implode due to atmospheric pressure (14.7 lbs. per sq. in.). Do not nick or scratch glass or subject it to any undue pressure in removal or installation. When handling, safety goggles and heavy gloves should be worn for protection. Discharge picture tube by shorting the anode connection to chassis ground (not cabinet or other mounting parts). When discharging, go from ground to anode or use a well insulated piece of wire. When servicing or repairing the monitor, if the cathode ray tube is replaced by a type of tube other that specified under the Motorola Part Number as original equipment in this Service Manual, then avoid prolonged exposure at close range to unshielded areas of the cathode ray tube. Possible danger of personal injury from unnecessary exposure to X-ray radiation may result.

4. An Isolation transformer should always be used during the servicing of a unit whose chassis is connected to one side of the power line. Use a transformer of adequate power rating as this protects the serviceman from accidents resulting in personal injury from electrical shocks. It will also protect the chassis and its components from being damaged by accidental shorts of the circuitry that may be inadvertently introduced during the service operation.

5. Always replace protective devices, such as fishpaper, isolation resistors and capacitors and shields after working on the unit.

6. If the high voltage is adjustable, it should always be adjusted to the level recommended by the manufacturer. If the voltage is increased above the normal setting, exposure to unnecessary X-ray radiation could result. High voltage can accurately be measured with a high voltage meter connected from the anode lead to chassis.

7. Before returning a serviced unit, the service technician must thoroughly test the unit to be certain that it is completely safe to operate without danger of electrical shock. Do not use a line isolation transformer when making this test.

In addition to practicing the basic and fundamental electrical safety rules, the following test, which is related to the minimum safety requirements of the Underwriters Laboratories should be performed by the service technician before any unit which has been serviced is returned.



A 1000 ohm per volt AC voltmeter is prepared by shunting it with a 1500 ohm, 10 watt resistor. The safety test is made by contacting one meter probe to any portion of the unit exposed to the operator such as the cabinet trim, hardware, controls, knobs, etc., while the other probe is held in contact with a good "earth" ground such as a cold water pipe.

The AC voltage indicated by the meter may not exceed 71/2 volts. A reading exceeding 71/2 volts indicates that a potentially dangerous leakage path exists between the exposed portion of the unit and "earth" ground. Such a unit represents a potentially serious shock hazard to the operator.

The above test should be repeated with the power plug reversed, when applicable.

Never return a monitor which does not pass the safety test until the fault has been located and corrected.

#### 7.3. ELECTRICAL SPECIFICATIONS\*

PCTURE TUBE (CAT)	55 ° det standard	lection angle, P4 shouphor
POWER INPUT		12V DC #1 650 mA
INPUT SIGNALS	COMPOSITE VIDEO INPUT.	0.5V to 2.5V composite P/P, sync negative (in put impedance: 24 ohms terminated, 12k ohms unterminated), or
	TTL SEPARATE HORIZONTAL VERTICAL VIDEO	2.5V to 5.0V P/P, video drive, sync positive at mout linguit impedance: 25 ohms to 250 ohms video termination, 3.24 ohms vertical and horizontal)
RESOLUTION	650 lines center, 500 lines corne	a
VIDEO RESPONSE	Within - 3 d8,10 Hz to 12 MHz	
LINEARITY	Within 2% as measured with stan	derd EIA ball chart and dot pattern
HIGH VOL TAGE	9.5 kV at 50 uA beam current, o	omunal
HORIZONTAL RETRACE TIME	11.0 uSec massmum	
SCANNING FREQUENCY	Horizontal: 15,750 Hz +500 Hz	Vertical 50/60 Hz
ENVIRONMENT	Operating temperature: 0° C to Storage temperature: 40° C to Operating attitude: 10,000 feet Designed to comply with applica Designed to enable finting under	+65° C maximum (3048 meters) Die DHEW rules on X. Radiation

cifications subject to change without notice.

#### 7.4. SERVICE NOTES

#### **CIRCUIT TRACING**

Component reference numbers are printed on the top and bottom of the plug-in circuit cards to facilitate circuit tracing. In addition, control names and circuit card terminal numbers are also shown and referenced on the schematic diagrams in this manual.

Transistor elements are identified as follows:

E - emitter, B - base, and C - collector.

#### COMPONENT REMOVAL

Removing components from an etched circuit card is facilitated by the fact that the circuitry (copper foil) appears on one side of the circuit card only and the component leads are inserted straight through the holes and are not bent or crimped.

It is recommended that a solder extracting gun be used to aid in component removal. An iron with a temperature controlled heating element would be desirable since it would reduce the possibility of damaging the circuit card foil due to over-heating.

The nozzle of the solder extracting gun is inserted directly over the component lead and when sufficiently heated, the solder is drawn away leaving the lead free from the copper foil. This method is particularly suitable in removing multiterminal components.

#### POWER TRANSISTOR REPLACEMENT

When replacing the "plug-in" transistor, please observe the following precautions:

 The transistor heat sink is not "captive", which means that the transistor mounting screws also secure the heat sink. When installing the transistor, the heat sink must be held in its proper location.

 When replacing the plug-in transistor, silicone grease (Motorola Part No. 11M490487) should be applied evenly to the top of the heat sink and bottom of the transistor.

3. The transistor mounting nuts must be tight before applying power to the monitor. This insures proper cooling and electrical connections. Non compliance with these instructions can result in failure of the transistor and/or its related components.

Note: Use caution when tightening transistor mounting nuts. If the screw three are stripped by excessive pressure, a poor electrical and mechanical connection will result.

#### CRT REPLACEMENT

Use extreme care in handling the CRT as rough handling may cause it to implode due to high vacuum. Do not nick or scratch glass or subject it to any undue pressure in removal or installation. Use goggles and heavy gloves for protection. In addition, be sure to disconnect the monitor from all external voltage sources. 1. Discharge CRT by shorting 2nd anode to ground; then remove the CRT socket, deflection yoke and 2nd anode lead.

2. Remove CRT from chassis by loosening the one screw that secures the CRT mounting strap or retaining ring.

#### HORIZONTAL OSCILLATOR ADJUSTMENT Step 1. Turn on monitor and set up for normal operation.

Step 2. Locate the HORIZ, HOLD control, R35, on the Signal circuit card.

Step 3. Begin rotating R35 CCW until the video display is out of horizontal sync. At this point rotate R35 back CW until the video display just locks in horizontally; then stop. Using tape, mark the left-hand edge of the video display (not the raster edge) of the CRT faceplate.

Step 4. Continue rotating R35 CW until the video display is out of horizontal sync again in the opposite direction. At this point rotate R35 back CCW until the video just locks in horizontally; then stop. Mark the left-hand edge of the video display on the CRT faceplate again.

Step 5. Observe the distance between the two marks on the CRT faceplate. The object is to rotate the HORIZ. HOLD control, R35, until the left-hand edge of the video display is centered between the two marks on the CRT faceplate.

#### VIDEO BIAS ADJUSTMENT

Step 1. With the monitor operating, rotate the CON-TRAST control, R6, for minimum contrast; then disconnect the input signal(s).

Step 2. Connect a voltmeter across R18 (negative probe toward the collector of Q4).

Step 3. Adjust the VIDEO BIAS control, R14 for a  $\pm 1.0\pm.05$  volt indicated.

Step 4. Disconnect the voltmeter.

Step 5. Reconnect the input signal(s) and adjust the CONTRAST control, R6, for desired contrast.

#### HORIZONTAL LINEARITY ADJUSTMENT

Note: This adjustment procedure is required only when a CRT and/or deflection yoke have been replaced.

PROCEDURE Step 1. Disconnect monitor from power supply.

Step 2. (Refer to Figure 7.1.) Loosen the deflection yoke clamp screw just enough to permit sliding the copper sleeve on the CRT neck back and forth.



Step 3. (Refer to Figure 7.1.) Position the copper sleeve so that only 1/8'' (.125'') extends out past the rear lip of the deflection yoke. In addition, be sure that the overlap edge of the copper sleeve is aligned properly and not twisted.

Step 4. Tighten the clamp screw carefully so as not to disturb the yoke position.

Step 5. Connect the monitor to its power supply and set up for normal operation.



Step 6. (Refer to Figure 7.2.) Observe the extreme lefthand edge characters (designated "A" in Figure 7.2). Its width should be equal to the width of the right-hand edge characters (designated "B" in Figure 7.2). If character "A" is wider than character "B", the copper sleeve is extending out too far. If "A" is narrower than "B", the copper sleeve should be pulled out further. In any event, the copper sleeve may have to be repositioned by trial and error if the 0.125-inch dimension does not provide desired linearity. Continue until the width of character "A" is equal to the width of character "B".

#### 7.5. M68MDM BLOCK DIAGRAM



#### 7.6. THEORY OF OPERATION

#### GENERAL

The following circuit description is applicable to monitors using a composite video signal as its input. For monitors using TTL inputs, the description is basically the same. However, the horizontal and vertical sync pulses are coupled from an external source through separate inputs, as is the non-composite video. In addition, jumpers JU1 and JU2 will be inserted in the TTL position.

VIDEO AMPLIFIER CIRCUIT (Reference Figure 7.4) The video amplifier consists of four stages that include Q1, Q2, Q3 and Q4. The first stage, Q1, functions as an emitter follower. The low output impedance of this first stage permits use of a low resistance CONTRAST control, R6, which furnishes flat video response over its entire range without the need for compensation. The collector output of  $\Omega 1$  is used to drive the sync separator,  $\Omega 5$ . Capacitor C2 provides high frequency roll-off to limit the collector output to the bandwidth required to pass synchronization signals.

Transistors Q2 and Q3 form a direct coupled amplifier with frequency compensation provided by C40 and C41. The output from Q3 is capacitively coupled (C5) to the base of Q4, video output stage. The video bias control, R14, is used to set the quiescent collector current of Q4. Frequency compensation is provided by R17 and C6. The combined action of clamping diode D1 and capacitor C5 provide DC restoration for the video signal.



Components C7, D2 and R19 provide CRT beam current limiting. Diode D2 normally forward-biased; therefore, as Q4 conducts, its collector voltage drops. This causes a larger beam current to flow through R19, which in turn causes its voltage drop to rise. If excessive beam current flows, the voltage developed across R19 becomes greater than the collector voltage of Q4. This action reverse-biases D2, which prevents a further increase in beam current. Capacitor C7 helps couple video to the CRT cathode, pin 2, through R20. Resistor R20 is used to isolate Q4 from transients that may occur as a result of CRT arcing.

#### SYNC SEPARATOR/AMPLIFIER CIRCUIT (Reference Figure 7.5.)

The sync separator employs two stages. Transistor Q5 is the sync separator and Q6 is the sync amplifier. The video input to the sync separator is black positive. Capacitor C3 is charged by the peak base current that flows when the positive peak of the input takes Q5 to saturation. This charge depends on the peak to peak input to Q5 and thus makes the bias for Q5 track the amplitude of the input signal. As a result, Q5 amplifies only the positive peaks of the input signal. The initial bias current through R23 sets the clipping level.



#### PHASE DETECTOR (AFC)

(Reference Figure 7.6.)

The phase detector control consists of two diodes (D3 & D13) in a keyed clamp circuit. Two inputs are required to generate the required output, one from the sync amplifier,  $\Omega 6$ , and one from the horizontal output circuit,  $\Omega 8$ . The required output must be of the proper polarity and amplitude to correct phase differences between the input horizontal sync pulses and the

horizontal time base. The horizontal output (Q8) collector pulse is integrated into a sawtooth by R28. C13 and R29. During horizontal sync time, both diodes conduct, which shorts C13 to ground. This effectively clamps the sawtooth on C13 to ground at sync time. If the horizontal time base is in phase with the sync (waveform A), the sync pulse will occur when the sawtooth is passing through its AC axis and the net charge on C13 will be zero (waveform B). If the horizontal time base is lagging the sync, the sawtooth on C13 will be clamped to ground at a point negative from the AC axis. This will result in a positive DC charge on C13 (waveform C). This is the correct polarity to cause the horizontal oscillator to speed up to correct the phase lag. Likewise, if the horizontal time base is leading the sync, the sawtooth on C13 will be clamped at a point positive from its AC axis. This results in a net negative charge on C13, which is the required polarity to slow the horizontal oscillator (waveform D).

Passive components R30, R31 and C16 comprise the phase detector filter. The bandpass of this filter is chosen to provide correction of horizontal oscillator phase without ringing or hunting. Optional capacitor C14 (when present) times the phase detector for correct centering of the picture on the raster.

#### HORIZONTAL OSCILLATOR AND DRIVER (Reference Figure 7.7.)

The horizontal oscillator consists of integrated circuit IC1., which is essentially a voltage controlled oscillator with variable mark-space ratio (duty cycle) and internal voltage reference. The reference voltage is present at pin 6, while resistors R37 and R38 determine the mark-space ratio. The main oscillator timing capacitor is C17, with its charging current derived from three sources: (a) a fixed current from R33, (b) a variable current from R34 and HORIZ. HOLD control R35, (c) and a correcting current from the phase detector (AFC) network



through R32. The combination of these three charging currents and C17 determine the horizontal frequency.

The output from IC1 (pin 1) is a square wave of proper frequency and duration, which is applied to the base of horizontal driver Q7. The output from Q7 is coupled via the horizontal driver transformer T1 (current step-up) to the base of horizontal output device Q8. Components R41 and C19 provide current limiting, while components R40 and C18 provide transformer damping to suppress ringing in the primary of T2 when Q7 goes into cutoff.



The secondary of T1 provides the required low drive impedance for Q8. Once during each horizontal period, Q8 operates as a switch that connects the supply voltage across the parallel combination of the horizontal deflection voke (L3-A) and the primary of the high voltage transformer, T2. The required sawtooth deflection current (through the horizontal yoke) is formed by the L-R time constant of the yoke and primary winding of transformer T2. The horizontal retrace pulse charges C33 through D7 to provide +87V. Momentary transients at the collector of Q8, should they occur, are limited to the voltage on C33 since D7 will conduct if the collector voltage exceeds this value. The damper diode, D10, conducts during the period between retrace and turn on of Q8. Capacitor C20 is the retrace tuning capacitor. Coil L1 is a series HORIZ. WIDTH control. Components C32 and D8 generate a negative voltage necessary to properly bias the CRT. A copper sleeve on the neck of the CRT shapes the horizontal magnetic field for proper linearity.

Pin 4 of the high voltage transformer, T2, is a boost winding, which together with components D11 and C34, develops a  $\pm$ 400 volts for G2 of the CRT. This same  $\pm$ 400 volts is also always present on the high side of FOCUS control R61.

#### VERTICAL OSCILLATOR, DRIVER AND OUTPUT (Reference Figure 7.8.)

Composite sync pulses from the collector of Q6, Sync Ampl., are applied to the double integrating network of

R45, C23, R46 and C24. The horizontal component of the sync signal is removed, leaving only the vertical sync pulses. The vertical sync pulses are coupled to the free running vertical oscillator stage, Q10, by C25 and R47. Transistors Q10 and Q12 are connected as a multivibrator. Transistor Q11 is used as an emitter follower that provides a low impedance drive for the vertical output stage, Q12. The series combination of capacitors C27 and C28 are initially charged to the supply voltage through R53 and the VERT. Size control, R52, which generates an exponential ramp of voltage.

When a positive vertical sync pulse is applied to the base of Q10, it begins conducting, which immediately discharges C27 and C28. This action turns off Q11 and causes a sudden decrease in the collector current of Q12, which also decreases the vertical deflection current through deflection voke (L3-B) and vertical voke (L2). The resultant rapidly collapsing field in L2 generates a large voltage spike that is used for vertical retrace. Components R58, C29, R51 and C26 shape this spike to ensure that Q10 remains conducting until retrace is carried out to completion. Diode D4 couples the shaped spike to the base of Q10. At this point, Q10 reverts to its non-conducting state and the cycle repeats. The VERT HOLD control, R49, and R48, provide a feedback signal to Q10 to maintain oscillation in the event vertical sync pulses are not present. Diodes D5 and D6 provide the proper voltage drops to operate Q12 class A. Vertical linearity is maintained by applying the ramp voltage generated across R59, through R57 (VERT LIN control) and R54, to the junction of C27 and C28. Since this path is resistive, the waveform will be inte-





grated into a parabola by C27 (waveform A). This results in a predistortion of the ramp waveform (waveform C.) (Waveform B illustrates the drive sawtooth without parabola shaping.) Parabolic shaping is necessary to compensate for the non-linear charging of C27 and C28, and the impedance change occuring in L2 with current. Capacitor C31 serves to remove the DC component of the vertical deflection yoke current. Diode D9 clamps the collector voltage of Q12 to a safe level.

RETRACE BLANKING (Reference Figure 7.9.) Retrace blanking is provided by negative-going horizontal and vertical rate pulses applied to G1 of the CRT. The collector pulse from the horizontal output stage, O8, is developed across R43 through R42 and C22. The collector pulse from the vertical output stage, O12, is differentiated by C21 to remove the sawtooth portion of the waveform. The remaining pulse appears across R43. The mixed vertical and horizontal pulses on R43 are amplified and inverted by the blanking amplifier, O9, and applied to G1 of the CRT.













#### APPENDIX B

#### EASE 6106 MAINTENANCE MANUAL

#### 3.2.1. GENERAL

There are no front panel controls on the BASF 6106. All power and control functions are handled through the interface. Operating procedures consist primarily of loading and unloading the mini disk.

3.2.2. MINI DISK STORAGE AND HANDLING

The following are essential requirements for mini disk storage and handling:

- The mini disk should be stored in an enviroment that is clean and free from all magnetic influences.
- The mini disk should be in same temperature and humidity enviroment as the disk drive for a minimum of five minutes prior to use.
- Return mini disk to protective envelope when not in use.
- Never place heavy objects on the mini disk cartridge.
- Never touch the mini disk trough the cartridge opening when handling.
- Never attempt to clean the mini disk.
- Do not bend or fold the mini disk.
- Do not use rubber bands or paper clips on the mini disk.
- Never write on cartridge (use labels).
- Do not expose mini disk to excessive heat or sunlight.

Proper loading of the mini disk is vital to the operation of the mini disk and drive. Figure 3-11 shows the proper loading of the mini disk.

Procedures for loading and unloading the mini disk drive are given in Tables 3-11 and 3-12 respectively.



Caution: insert fully before closing the front door!

FIGURE 3 - 11. MINI DISK LOADING

STEP	ACTION
1	Press front door to open position
2	Insert minidisk fully with label towards front door
3	Close front door

TABLE 3 - 11 . MINI DISK LOADING

STEP	ACTION
1	Press front door to open position
2	Remove mini disk

TABLE 3 - 12 . MINI DISK UNLOADING

#### 3.2.3. WRITE PROTECT

There are two fashions usual to protect a mini disk from writing:

#### 3.2.3.1. WRITE PROTECT IF NOTCH OPEN (ECMA)





WRITE PROTECTED

a) Write Protect if Notch open (ECMA)

b) Write Protect if Notch covered (Shugart)

UNPROTECTED

FIGURE 3 - 12 . WRITE PROTECT FEATURE (ECMA)

5.2.3.2. WRITE PROTECT IF NOTCH COVERED (SHUGART)







FIGURE 3 - 13 . WRITE PROTECT FEATURE (SHUGART)

#### SECTION 4

#### MAINTENANCE

#### 4.1. GENERAL

This section contains the procedures to performing preventive maintenance, operational checks, alignments and adjustments for the model 6106 mini disk drive.

#### 4.2. TOOLS AND TEST EQUIPMENT

Common hand tools

Voltohmmeter

Oscillosscope

**Inspection Mirror** 

Frequency Counter Dial Gauge (Belt Tension)

MENT

Freon

To perform proper maintenance of the mini disk drive, certain tools, test equipment and supplies are required. A list of standard tools and test equipment is provided in table 4-1. Special tools and test equipment are listed in table 4-2.

> Cotton tipped swabs (Q-tips) Soft lint- free cloth (gauze)

TABLE 4 - 1 . STANDARD TOOLS AND TEST EQUIP-

The BASF 2007 exerciser is a portable unit to operate the mini disk drive off-line. The BASF 2007 will enable the user to make all adjustments and check outs required on the BASF 6106 mini disk drive. The exerciser is provided with controls and indicators to execute all control operations and simulate read and write operations.

4.3. CHECKS, ADJUSTMENTS AND REPLACEMENTS

#### 4.3.1. PCB REPLACEMENT

a. Turn off DC voltages.

b. Remove P1, P2, P3, P4, P5, P6.

- c. Remove the 4 mounting screws.
- d. To reinstall, reverse the above.
- e. Check and readjust the INDEXdetector.
- f. Readjust the drive motor speed and jitter, if a new PCB was installed.

BASF - CE - Mini Disk BASF - CLEANING Mini Disk Exerciser BASF 2007

TABLE 4 - 2 . SPECIAL TOOLS AND TEST EQUIP-MENT

#### 4.3.2. SPINDLE DRIVE SYSTEM

The spindle drive system consists of the drive motor, the drive motor pulley, the spindle drive belt and the spindle drive pulley.

4.3.3.1. DRIVE MOTOR AND DRIVE BELT CHECKS

- a. Turn off the DC input power
- b. Rotate drive motor manuelly and inspect- drive belt for wear , cracks or fraying edges.
   Replace drive belt, if necessary.
- c. Rotate motor manuelly and inspect for bearing noises or binding. Replace drive motor, if nenessary. (Ref. to Drive Motor Replacement Procedure)
- d. Turn on DC power to mini disk drive
- e. Start drive motor (MOTOR ON/ active)
- f. Verify that drive motor and drive belt operates normally and that drive belt tracks evenly and smoothly in center of both pulleys.

4.3.2.2. DRIVE BELT TENSION CHECK

- a. Take a dial gauge and press it against the drive belt until the deflection of the belt is 5 mm.
- b. The reading on the gauge must be  $\sim$  80 p
- c. If the measured value is out of limits perform drive belt tension adjustment.



#### 4.3.2.3. DRIVE BELT TENSION ADJUSTMENT

- a. Slighty loose the drive motor setscrews.
- b. Adjust the dri'e belt tension for a Reading of 80 p on the dial gauge, when the drive belt is 5 mm deflected.
- c. Thighten the drive motor setscrews.
- 4.3.2.4. DRIVE MOTOR SPEED CHECK
  - a. Load a BASF CE Mini Disk or a torque reference disk.
  - b. Turn on drive motor
  - c. Allow 5 minutes warm up time.
  - d. Check that the dark lines of the tacho disk on the spindle pulley appear motionless. Use the inside ring for 50 Hz and the outside ring for 60 Hz.\*

4.3.2.5. DRIVE MOTOR SPEED ADJUSTMENT

- a. Load a BASF CE Mini Disk or a torque reference disk.
- b. Turn on drive motor.
- c. Allow 5 minutes warm up time.
- d. Turn the potentiometer R 47 until the dark lines of the tacho disk on the spindle pulley appear motionless. Use the inside ring for 50 Hz and the outside ring for 60 Hz.

\* This adjustment is only possible in an area where flourescent light exists. Otherwise provide the adjustment or check as shown in 4.3.2.6.





- 4.3.2.6. DRIVE MOTOR SPEED ADJUSTMENT USING A FREQUENCY COUNTER
  - a. Load a BASF CE- Mini Disk or a torque reference disk.
  - b. Connect a frequency counter to TJ2-8 (INDEX)
  - c. Turn on the drive motor.
  - d. Allow 5 minutes warm up time.
  - e. Measure time between two consecutive INDEX- pulses and adjust poti R 47 to 200 msec <sup>±</sup> 1 msec if necessary.

4.3.2.7. DRIVE MOTOR REPLACEMENT

- a. Remove mini disk drive from mounting. and place it on a clean work surface.
- b. Remove drive belt.

BELT TENSION

BELT TENSION

- c. Remove wire 2 and 4 of P6.
- Remove the two drive motor set screws. Drive motor is now loosened from disk drive.
- e. Place new drive motor in same position and fasten it slightly. Tighten drive motor setscrews.
- f. Re install wire 2 and 6 P6.
- g. Install drive belt and verify correct tracking.
- h. Provide drive belt tension adjustment procedure (4.4.2.3).



The positioning system consists of the stepper motor with spiral wheel, the head carriage assembly and the track OO microswitch.

#### 4.3.3.1. TRACK ADJUSTMENT CHECK

- a. Load a BASF CE Mini Disk
- b. Start the drive motor and select the mini disk drive.
- c. Allow 10 minutes warm up time, then step the carriage to track 16.
- d. Measure with oscilloscope:
  - TJ2-8 INDEX SYNC : EXT. POS.
    - CH 1 : AC 50 mV uncalibrated inverted TJ1-7
    - CH 2 : AC 50 mV uncalibrated TJ1-9

MODE : ADD

TIME BASE : 10 ms/ Div.uncalibrated

Monitor the read signalon the screen e. and adjust the time base of the scope until four orientation bursts are shown.

f. Turn the variable gain potentiometer until the amplitude of the first orientation burst reaches 60 scale units.

g. Determine X and Y. (see Example!)

$$T_X = U_1 - U_2$$
 Caution: Pay attention  
to sign  
 $Y = U_3 - U_4$ 

h. Calculate Z

Z = X + Y

i. If Z exceeds 15 scale units proceed with point e. of track adjustment procedure (4.4.3.2.).





#### EXAMPLE:

 $X = U_1 - U_2 = + 2$  scale units  $Y = U_3 - U_4 = -4$  scale units Z = X + Y = + 2 - 4 = - 2 scale units









#### 4.3.3.2. TRACK ADJUSTMENT

- a. Load a BASF CE Mini Disk
- b. Start the drive motor and select the mini disk drive.
- c. Allow 10 minutes warm up time then step the carriage to track 16.
- d. Measure with oscilloscope
  - SYNC : EXT. POS. TJ2-8 INDEX
  - CH 1 : AC 50 mV uncalibrated inverted TJ1-7
  - CH 2 : AC 50 mV uncalibrated T11-0
  - MODE : ADD
  - Time Base : 10 msec/Div. uncalibrated
- e. Loosen the mounting screws of the stepper motor and rotate body of the stepper motor until the maximum amplitude of the orientation bursts is reached.
- Monitor the read signal on the screen and adjust the time base of the scope until four orientation bursts are shown.
- g. Turn the variable gain potentiometer until the amplitudes of the first orientation burst reaches 60 scale units.
- h. Loosen the stepper motor screws.
- Rotate the body of the stepper motor until the X and Y has the same value but oposite sign, or both are zero.
- k. Tighten the mounting screws of the
- 1. Recheck the adjustment. If X + Yexceeds 3 scale units readjust the stepper motor (Pay attention to sign!).
- m. Perform track zero switch adjustment check (4.4.3.3.).



- 4.3.3.3. TRACK ZERO SWITCH ADJUSTMENT CHECK
  - a. Select mini disk drive and start drive motor.
  - b. Monitor TJ2-3 (TRACK ZERO SWITCH)
    - SYNC : AUTO
    - CH 1 : 2 V / Div. TJ2-3
    - MODE : CH 1 only
  - TIME BASE : 10 msec/ Div.
  - c. Step out to track O
  - Check space between head carriage and outer stop for ~ 2.5 mm. If the space is not correct provide track zero switch adjustment.
  - e. Check if track zero switch closes (TJ2-3 - low) between track 3 and 2 when stepping towards track zero and opens  $(TJ2-3 \longrightarrow high)$  between track 2 and 3 when stepping from track 0 to track 4. If the track zero switch will not change within these limits provide track zero switch adjustment.
- 4.3.3.4. TRACK ZERO SWITCH ADJUSTMENT
  - a. Load Test Disk
  - b. Select mini disk drive and start drive
  - motor.

c. Measure with Oscilloscope.

- SYNC : AUTO
- 2V/DIV TJ2-6 CH 1 : (TRACK OO)
- CH 2 : 2V/DIV TJ2-3 (TRACK O SWITCH )
- MODE Chopped
- TIME BASE : 10 msec/DIV
- d. Step the head carriage out until the head carriage touches the outer stop.
- e. Step in until CH1 goes high (normally one step in).Now the head carriage is positioned at track O.

Loosen the track o switch and adjust it that it will close (TJ2-3: high--low) between track 3 and 2 when the head carriage is moved towards track 0 and will open (TJ2-3: low --- high) between track 2 and 3 when the head carriage is stepped from track 0 to track 4.

- stepper motor.



#### 4.3.3.5. TRACK ZERO SWITCH REPLACEMENT

- a. Turn off all DC input power.
- b. Remove PCB.
- c. Remove holding screws of the track zero switch (on the rear).
- d. Remove the wires of the track zero switch.
- e. Connect the wires to the new track zero switch.
- f. Install the new track zero switch and the  $\ensuremath{\text{PCB}}$  .
- g. Provide the track zero switch adjustment.





#### 4.3.3.7. STEPPER MOTOR REPLACEMENT

- (Only applicable with Alu- Spiral-Cam).
  - Remove mini disk drive from mounting and place it on a clean working surface.

b. Disconnect P4

c. Loosen the spiral wheel setsrew.

- d. Loosen the stepper motor holding screws and remove the stepper motor.
- e. To reinstall the new stepper motor reverse the above procedure.

f. Monitor TRACK 0

SYNC : AUTO CH 1 : 2V/DIV TJ2-6 MODE : CH 1 ONLY

TIME BASE: 10 msec / DIV

g. Step out to track O.

h. Step to track 36

i. Provide the track adjustment accordingly (4.4.3.2.).

- 4.3.3.6. HEAD CARRIAGE REPLACEMENT
  - a. Remove mini disk drive from mounting and place it on a clean working surface.
  - b. Disconnect P2.
  - c. Disengage the spring.
  - d. Loosen the two holding screws and take carefully out the carriage with the guide bars.
  - e. Pull out the guide bars from the R/W head carriage.
  - f. To reinstall the new head carriage reverse the above procedure.

Caution: Handle spring carefully during reinstalling

- g. Provide the track adjustment accordingly (4.4.3.2).
- h. Check the track zero switch adjustment (4.4.3.3.).

4.3.3.8. SPIRAL WHEEL REPLACEMENT (Only applicable with Alu-Spiral-Cam).
a. Remove the stepper motor (see 4.4.3.7.).

b. Remove the spiral wheel.

- c. Reinstall the stepper motor and the new spiral wheel.
- d. Continue with point f. of the stepper motor replacement procedure (4.4.3.7.).



- a. Load the head
- b. The clearance between the head load actuator and the pin on the head load pressure arm should be 0,5 mm.
- c. If there is no space between the head load actuator and the pin on the head load pressure arm, perform head load adjustment (4.4.4.2.).

4.3.4.2. HEAD LOAD ACTUATOR ADJUSTMENT

- a. Remove the mini disk drive from mounting and place it on a clean working surface.
- b. Remove the PCB(see 4.4.1.1.).
- C. Manuelly load the head by pulling the head load solenoid and adjust the setcrew for a clearance of 0,5 mm between head load actuator and the pin on the head load pressure arm.
- d. Release the head load solenoid and check the clearance between the head load pad and the read / write head for 4 ÷ 5 mm.
- e. Reinstall the PCB and the mini disk drive.



4.3.4.3. HEAD LOAD SOLENOID REPLACEMENT

 Remove mini disk drive from mounting and place it on a clean working surface.

>b. Extract wire 1 and 3 from connector P3.

c. Remove the screw on the head load actuator.

 Loosen the two holding screws and remove the head load solenoid.

e. To reinstall the head load solenoid reverse the above.







Before Adjustment



- 4.3.5.1 JITTER CHECK AND ADJUSTMENT
  - a. Load a BASF Mini Disk
  - b. Turn on drive motor
  - c. Step to track 39
  - d. Write all " ones "
  - e. Measure with oscilloscope
    - SYNC INT. POS. CH1
  - CH1 AC 200mV/div TJ1-7 CH2 DC 2V/div 1D-9 READDATA
  - f. Trigger Oscilloscope so, that the read data signal as "cateyes " are displayed.
  - g. Measure jitter. If necessary adjust poti R 69 for jitter ∠ 100 nsec.
  - h. Step to track O
  - Check for jitter ≤ 500 nsec
     If this value is exceeded replace
     the R/W- Control PCB

 a. Disconnect plug of defect photo transistor.
 b. Remove photo transistor

- c. Insert new photo transistor
- d. Reconnect plug
- e. Check the function of the photo transistor
- d. Provide the Index detector adjustment, if the Index photo transistor have been changed.
- 4.3.6.2 LED Replacement
  - a. Solder out the LED
  - b. Put in the new LED
  - c. Check the function of the LND
  - Provide the index detector adjustment if the Index LHD have been changed.
- 4.3.6.3. INDEX DETECTOR ADJUSTMENT CHECK
  - a. Load a BASF CE mini disk
  - b. Start the drive motor and select the mini disk drive
  - c. Step to track O

d. Measure with oscilloscope:

SYNC : EXT. POS. TJ2-8

- CH1 : AC 100 mV inverted TJ1-7 CH2 : AC 100 mV TJ1-9 MODE : ADD
- TIME
- BASE : 100 Ausec / Div
- e. Check the timing between start of the sweep and the data burst for 450 jusec ± 80 jusec
- Provide the index detector adjustment (4.4.6.4.) if necessary.

# 450/usec ± 80/usec



4.3.6 PHOTO TRANSISTORS AND LED's.

4.3.6.1. PHOTO TRANSISTOR REPLACEMENT





4.3.6.4. INDEX DETECTOR ADJUSTMENT

- a. Load a BASF CE Mini Disk
- b. Start the drive motor and select the mini disk drive-
- c. Step to track O
- d. Messure with oscilloscope:

 SYNC
 :
 EXT. POS. TJ2-8 INDEX

 CH 1
 :
 AC 100 mV inverted TJ1-7

 CH 2
 :
 AC 100 mV TJ1-9

 MODE
 :
 100 µsec /Div.

 TIME
 :
 100 µsec / Div.

- e. Loosen the set screw of the index holder
- f. Adjust the time delay between start of the sweep and the data burst to 450  $\mu sec$   $\overset{+}{=}$  80  $\mu sec$  .
- g. Tighten the index holder set screw.

4.4. LOCATION OF TESTPOINTS, IC's, POTENTIOMETERS AND CONNECTORS

POTI

R 47

R 69

Connector

1,3

5,6

7,8

11-18

2,4

3,5,6

J1 J2

J3 2,4

JS

**J**6

Function Signal - Interface

Write Protect Phototransistor Index Phototransistor

Read/Write - Head

Head Load Solenoid

Door Lock Solenoid

Stepper Motor

DC- Connector

Track Zero Switch

Drive Motor



Test	Points	Signal
	1,2	Write Current Signal
	3,5	Read Signal (Preamp. Output)
TJ1	6	GND
	7,9	Read Signal (Differentiator Input)
	8	Jitter Voltage
	10	Erase Current T.P.
	11,12	Write Current T.P.
	1	DISK CHANGE FF/
- [	2	PWRONRESET/
TJZ	3	N.O. TRACK ZERO SWITCH
[	4	IN USE~ FF
[	5	MOTOR ON
	6	TRACK OO
1	7	GND
	8	INDEX

amy C-h

APPENDIX C

MMPS-1 POWER SUPPLY MANUAL



M68MMPS1-1 POWER SUPPLY

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the product described any license under the patent rights of Motorola Inc. or others.

Motorola reserves the right to change specifications without notice.

EXORciser is a trademark of Motorola Inc.

First Edition Copyright 1979 by Motorola Inc.

#### TABLE OF CONTENTS

# INTRODUCTION 1 GENERAL DESCRIPTION 1 PARTS LIST 5

# LIST OF ILLUSTRATIONS

FIGURE	1.	M68MMPS1-1 Power Supply
FIGURE	2.	Power Supply, Power-One Model Schematic Diagram
FIGURE	3.	Power Supply, Motorola Model Schematic Diagram

#### LIST OF TABLES

TABLE 1.	Power Supply Specifications	1
TABLE 2.	Power-One Power Supply Parts List	5-6
TABLE 3.	Motorola Power Supply Parts List	6-7
TABLE 4.	Power Supply Cable Parts List	7

2

4

#### M68MMPS1-1

#### POWER SUPPLY

#### **INTRODUCTION**

This manual provides information on the power supply that can be used in Micromodule and EXORciser systems. A schematic is supplied for each model. A cable is supplied for connection to the motherboard.

#### GENERAL DESCRIPTION

The power supply will operate on 110 or 220 VAC input. This capability is provided by a jumper arrangement on TB1. Overload protection and power fail regulation are provided on all DC outputs. Over-voltage protection is also provided on the 5 VDC output. Calibration pots allow the outputs and the over-voltage protection to be adjusted. Table 1 lists the specifications for the power supply.

#### TABLE 1. Power Supply Specifications

CHARACTERISTIC	SPECIFICATION
Input Voltage	95 to 125/205 to 250 VAC 47 to 420 Hz Single Phase
Output Voltage	+5 VDC $\pm$ 0.1%, 15 Amp., 2 mV RMS ripple -12 VDC $\pm$ 0.1%, 1.5 Amp., 1 mV RMS ripple +12 VDC $\pm$ 0.1%, 2.5 Amp., 1 mV RMS ripple 8 VAC, 0.1 Amp. (not used in this application)
Calibration Range	5 VDC - ± 0.5 VDC 12 VDC - ± 1.0 VDC
Over-Voltage Protection	5 VDC output - output rise to 7 volts reduced to 5 volts or less within 50 $\mu sec.$
Power Fail (Turn on/turn off transients)	5 VDC output: +7.0 V (max) -0.5 V (max) +12 VDC output: +17.0 V (max) -0.3 V (max)
Remote Sense	5 VDC output - compensate up to 0.5 VDC drop.
Operating Temperature	O to $70^{\circ}$ C - 70% derating between 50 and $70^{\circ}$ C.
Dimensions	
Length	9.5 inches
Width	6.25 inches
Height	5.0 inches

The PALL PERSON SAME I INCOME

As shown in Figure 1, the input terminals are push-on type, and the output is a 12-pin connector. The schematic diagrams for Power-One Model and for the Motorola Model are illustrated in Figures 2 and 3, respectively.





1101



FIGURE 2. Power Supply, Power-One Model Schematic Diagram



This paragraph provides the parts lists for the power supply. These parts lists reflect the latest issue of hardware at the time of printing:

TABLE 2.	Power-One	Power	Supply	Parts	Li	si	t
----------	-----------	-------	--------	-------	----	----	---

REFERENCE	MOTOROLA PART NUMBER	DESCRIPTION	TIVITY
	1	Capacitor, Electrolytic, 1000 MFD @ 16 VDC	1
C1,C2,C5		Capacitor, Electrolytic, 64K MFD @ 15 VDC	1
C3	Secto	Capacitor, Fixed, Mylar, .001 MFD @ 100 VDC	1
C4,C6,C10	승규는 다음	Capacitor, Electrolytic, 7300 MFD @ 35 VDC	1
C7		Capacitor, Fixed, Mylar, .01 MFD @ 100 VDC	1.10
C8,C12			1
C9,C13		Capacitor, Electrolytic, 100 MFD @ 35 VDC	1
C11		Capacitor, Electrolytic, 3300 MFD @ 35 VDC	1
C13		Capacitor, Electrolytic, .1 MFD at 50 VDC	
CR1	R711A	Diode Bridge	L
CR2,CR3	AE1C	Diode, 1 Amp, 200 V	L
CR4,CR5,CR6, CR8,CR9,CR10, CR11,CR12	AE3B	Diode, 3 Amp, 100 V	
CR7	IN968A or IN753A	Diode, Zener	L
Q1,Q2,Q3	12505-2	Transistor -	L
Q4	12500-5	Transistor	L
Q5,Q7	2N6554	Transistor	L
Q6,Q8	12505-3	Transistor	L
R1,R3,R5,R12, R15,R34,R35, R36		Resistor, Fixed, Carbon, 6.8 ohm, 5%, 14W	L
R2,R4,R6	A CONTRACTOR OF	Resistor, Fixed, Carbon, 22 ohm, 5%, 5W	10. LS
R7,R8,R9,R22		Resistor, Fixed, Carbon, 2.2K ohm, 5%, 5W	L
R10,R11,R26 R27	tion this has an	Resistor, Fixed, Carbon, 180 ohm, 5%, ₩	L
R13,R21,R23, R31	BE54719 (CTS)	Potentiometer, 1.5K ohm	L
R14	1.395 -	Resistor, Fixed, Film, 1.62K, 2%, W	L
R16		Resistor, Fixed, WW, .12 ohm, 2W	10. L
R17,R29		Resistor, Fixed, Carbon, 270 ohm, 5%, 15W	L
R18,R30	SPG, 20.1	Resistor, Fixed, Carbon, 4.7K ohm, 5%, ½W	L
			100 million 110 million

Batstor, Fixed, Mr. 1

190.45

# TABLE 2. Power-One Power Supply Parts List (cont'd)

REFERENCE ESIGNATION	MOTOROLA PART NUMBER	DESCRIPTION	EFFEC- TIVITY
R19,R20		Resistor, Fixed, Carbon, 47 ohm, 5%, 🐙	L
R24,R32	1 1 1 10	Resistor, Fixed, Film, 1.2K ohm, 2%, ¼W	L
R25,R33	star and	Resistor, Fixed, Film, 2.2K ohm, 2%, ¼W	L
R28	M30	Resistor, Fixed, WW, .22 ohm, 2W	L
SCR1	SD315L	Silicon Controlled Rectifier	L
T1	13402	Transformer, Power	L
U1,U2,U3	Ua723	Voltage Regulator	L

TABLE 3. Motorola Power Supply Parts List

REFERENCE ESIGNATION	MOTOROLA PART NUMBER	DESCRIPTION
C1	21ATH0081A001	Capacitor, Electrolytic, 64K MFD @ 15 VDC
C2,C3,C6	the second for	Capacitor, Electrolytic, 1000 MFD @ 16 VDC
C4,C9,C13		Capacitor, Fixed, Mylar, .001 MFD @ 100 VDC
C5,C15,C16		Capacitor, Fixed, Ceramic, .0033 MFD @ 50 VDC
C7		Capacitor, Electrolytic, 10K MFD @ 35 VDC
C8,C12		Capacitor, Fixed, Ceramic, .01 MFD @ 50 VDC
C10	and the second second	Capacitor, Electrolytic, 100 MFD @ 35 VDC
C11		Capacitor, Electrolytic, 5000 MFD @ 35 VDC
C14	- Sould .	Capacitor, Electrolytic, 100 MFD @ 16 VDC
CR1	MR300ICT	Diode Bridge
CR2,CR3 CR10,CR15	IN4003	Diode, Rectifier, 1 Amp, 200 V
CR4	2N6405	SCR, 16 Amp, 800 V
R5,CR6,CR7 R8,CR9,CR11, 12,CR13,CR14	MR501	Diode, Rectifier, 3 Amp, 100 V
CR16,CR17	2N6394	SCR, 12 Amp, 50 V
Q1,Q2,Q3	2N5885	Transistor, Power, 60 V, 200 W
Q4,Q5,Q7	2N6569	Transistor, Power
Q6,Q8	2N6554	Transistor, Power
1,R10,R20 23,R28,R31	the state of the	Resistor, Fixed, Carbon, 2.2K ohm, 5%, $\frac{1}{2}$ W
R2,R4,R6		Resistor, Fixed, WW, 0.1 ohm, 4W
R5		Resistor, Fixed, Carbon, 100 ohm, 5%, ½W
8,R18,R41		Resistor, Fixed, Carbon, 10 ohm, 5%, ½W

# TABLE 3. Motorola Power Supply Parts List (cont'd)

REFERENCE DESIGNATION	MOTOROLA PART NUMBER	DESCRIPTION
R9,R22,R30		Potentiometer, 5K ohm
R11,R21,R29		Potentiometer, 1K ohm
R12		Resistor, Fixed, Carbon, 7.5K ohm, 5%, 1/2W
R13		Resistor, Fixed, Film, 6.95K ohm, 1%, 1/4
R14,R26,R34		Resistor, Fixed, Film, 10K ohm, 1%, 1/2W
R15,R16,R25, R33,R36,R38		Resistor, Fixed, Carbon, 5.1K ohm, 5%, ½W
R17		Resistor, Fixed, Film, 11.3K ohm, 1%, 5W
R24,R32		Resistor, Fixed, Film, 4.64K ohm, 1%, 5W
R27		Resistor, Fixed, Carbon, 0.20 ohm, 5%, 1W
R35,R37		Resistor, Fixed, Carbon, 22K ohm, 5%, 1/2W
R39,R40	1 2 1 2 1 2	Resistor, Fixed, Carbon, 20 ohm, 5%, 5W
T1	24TH03146A001	Transformer, Power
U1,U3,U4	MC1723	Voltage Regulator
U2,U4,U6	MC3423	Overvoltage Sensing Circuit

# TABLE 4. Power Supply Cable Parts List

REFERENCE DESIGNATION	MOTOROLA PART NUMBER	DESCRIPTION	EFFEC- TIVITY
J1	15NW9806A30	Housing, Connector, 10 Contact, Positive Lock	К
J2	15NW9806A97	Housing, Connector, 12 Contact, Positive Lock	К
	29NW9805A87	Contact, Socket, 20-14 AWG (20 required; use in J1 and J2)	К
	29NW9805A51	Contact, Socket, 20-14 AWG (Alternate)	К
	29NW9805A77	Terminal, Ring, Vinyl Insulated, 22-16 AWG (1 required)	К

APPENDIX D

ASCII CHARACTER SET

BITS	4	то	6	>	1	0	1	2	З	4	5	6	7
				0	1	NUL	DLE	SP	0	a	P	4	-
				1	1	SOH	DC1	1	1	A	D	10	0
				2	1	STX	DC2		2	B	R	Ex.	P
				з	1	ETX	DC3	#.	3	C	13	12	15
				4	1	EOT	DC4	\$	4	D	T	61	
				5	1	ENQ	NAK	%	5	E	U	10	U
				6	1	ACK	SYN	8	6	F	V	+	v
BITS	0	TO	З	7	1	BEL	ETB		7	G	W	518	w
				8	1	BS	CAN	(	8	н	×	h	н
				9	1	HT	EM	>	9	I	Y	1	W
				A	1	LF	SUB	ж	:	J	Z	J	125
				в	1	UT	ESC	+	ş	к	E	ĸ	¢
				С	L	FF	FS		<	L	1	1	1
				D	1	CR	GS		=	M	Э	m	3.
				E	1	SO	RS		>	N	^	- 11	44
				F	1	SI	US	1	?	D		0	DEL

	EXORMAN	, USER	'S	GUIDE
--	---------	--------	----	-------

新市 一下 あ 府口

time The Longettin