

microsystems

EXORset 30 XDOS Assembler User's Guide



M6809ASM09 (D)



Eles no 2

EXORset 30 XDOS Assembler User's Guide

The information in this document has been carefully checked and is believed to be entirely reliable. No responsibility, however, is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the product described any license under the patent rights of Motorola Inc. or others.

Motorola reserves the right to change specifications without notice.

XDOS and EXORset are trademarks of Motorola Inc.

Copyright 1979 by Motorola, Inc.

Printed in Switzerland

EUROPEAN MOTOROLA SEMICONDUCTOR SALES OFFICES UNITED KINGDOM



FRANCHISED MOTOROLA SEMICONDUCTOR DISTRIBUTORS

AUSTRIA Elbates GmbH Endresstrasse 54 - 1238 Wien Tel. (222) 88 56 11

DENMARK

FRANCE

WEST DEBUGLY Motorola GmbH, Geschäftsbereich Halbleiter

Meternia A/6 Gradescovej 310 (000 betern Tel 011.07 44 22

Motorola Bamlconductours B.A.

Salos Office 49. avénue de La Plaine Pleure 38240 Meylan (Grenuble) Tel: (76) 90.22.01

Healt/puarter 15.17, grenue de bégur 25007 Paris Ter 551.50.61

Headquarter Monitmer Strasse 18 8043 Deterfolgen

Tel (009) 92 401

BEI GIUM Diode Belgium Rue Picant 202 204 — 1020 Bruselles Tel: (02) 428 51 05 DENMARK DENMARK Distributaren Interelko Aps 16 - 4622 Havdrup Hovertgaden 16 -Tet (03) 36 57 16

FINLAND Field Oy tie 15 - 00210 Helsinki 21 Vencentekijantie Tel. (90) 692 25 77 FRANCE Bellion Electronique 2016 Industrielle de KerscaolBrest 29219 Le Relecq Kerhuon — B.P. 16 Tel (98) 28 03 03 Celdis S.A. Coldis S.A. Charles Frérot – 94250 Gentilly Ets. F. Feutrier S.A. (Main Office) Rue ites Trois-Glorieuses 42270 St Priest en Jarez (St Etienne) Tal. (27) 24.67,33 Ets. F. Feutrier S.A. Tel. (#2) 02-05-9. Feutrier IIe de France Feutrier IIe de France Participation - 92150 Suresner Ets. Gros S.A. (Main Office) 13, rue Victor Hugo — B.P 59350 Saint André lez-Lille Tel. (20) 51 21 33 Ets. Gros S.A. 14, avenue du Général-Leclerc — 54000 Nancy Tet (83) 35 17 35 Ets. Gros S.A. 5. roe Pascal — 9 Tel. (01) 678 27 27 94800 Valorud S.C.A.I.B. S.A. 5.C.A.I.B. S.A. 80, rue d'Arcueil --94523 Rungis Cedex Tel. (01) 687 23 13 Sté Commerciale Toutélectric (Main Office) 15-17, Boulevard Bonrepos — 31008 Toulous Tel. (61).62-11-33 Sté Commerciale Toutélectric 80-83, quai des Queyries — 33100 Bordeaux Tel: (56) 86-50-31 GERMANY Alfred Neye - Enatechnik GmbH - D-2085 Quickborn/Hamburg Schillerstrasse 14 To) (04106) 6121 Alfred Neye - Enatechnik GmbH - D-1000 Berlin 2 Brunowstrasse 7 -Fet (030) 433 30 52

Alfred Neve - Enatechnik GmbH Hildesheimerstrasse 31 — D-3000 Hannover Tel. (0511) 88 60 86 Alfred Neye - Enatechnik GmbH - D.4000 Desseldorf Tel (0211) 66 61 45 Altred Neye — Enatechnik GmbH Bheinstrasse 24 — D.6100 Darmstr Tot. (06151) 2 64 46 Tel. (06151) 2 04 40 Alfred Neye — Enatechnik GmbH 25 — D 7000 Stuttgart 80 Alfred Neve - Enatechnik GmbH Distron GmbH & Co.

Technoprojekt Gmbh Behaimstrasse 3 - 0.3000 Berlin 10 Tel (030) 342 10 41/45 Schildstrasse 4 — D 4660 Dortmand 30 Tel. (0231) 43 36 82

EUROPEAN SEMICONDUCTOR FACTORIES

FRV Flektronik Vertriehs-GmbH (Main Office GREECE Oberweg 6 — D-8025 Unterhachin Tel. (089) 611 051 EBV Elektronik Vertriebs-GmbH in Meineworth 9 a (05139) 5038 Macedonian Electronics Ltd. Lloyd George 10 — Athens Tol. (21) 360 95 71 D.3006 Butowedel Vitannose EBV Elektronik Vertriebs-GmbH Oststrasse 129 — D-4000 Dusse HOLLAND EBV Elektronik Vertriebs-GmbH Mytiosstrasse 54 – D-6000 Frankturt 1 Tel. (611) 72-04-16 B.V. Diode Hollantiaan 22 - Utrecht Tel. (030) 88 42 14 Manudax Nederland B.V. FBV Elektronik Vertriehs-GmbH Meerstraat 7 5473 ZG Heeswijk (N.8.) — P.O. Box 25 Tel. (41) 39 12 52 - D-7000 Stutigart Alexanderstrasse 42 -Tel. (0711) 24 74 81 Jermyn GmbH Postfactr 1180 — D-6277 Camberg Tol. 064341 23 1 HUNGARY Interag Co., Ltd. XIII Rajk Laszlo u 11 - P.O. Box 184 Jermyn GmbH an 32 - D.7403 Ammoutorth 1 1330 Budapest Tel. (1) 32 93 40 Jermyn GmbH Rathelbeckstrasne 282 – D-4000 Dusseldorf 12 Tel (0211) 20:30 94/20:30 95 IDAN Milcom LTD, Motorola Building Niloo Street, Vanak Square Tel. 66 12 14/15 MUTRON, Muller & Co. KG ornstrasse 22 — sl. (0421) 3104 85 ITALY MUTRON, Müller & Co. KG Celdis Italiana S.o.A. (Main Office) Theodor Heuss Bing 28 - D-5000 Koin 1 Tel (0221) 12 24 24 Via: F III Gracchi 36 Tel: (02) 612 00 41 Celdis Italiana S.o.A MUTRON, Müller & Co. KG Via Lorenzo II Magnifico 10 Tel: (06) 42:38:55/42:71:550 - D-2100 Hamburn 90 Asbeckstrasse 18 -fel. (040) 765 30 28 ATG, E. Springorum GmbH + Co. (Main Office) Postfactr 426 - D-4600 Dortmunit 1 Celdis Italiana S.p.A. Via Turati 33 – 40055 Castenaso (Bologna) Tel. (051) 78 80 78/78 70 34 lel. (0231) 5 49 51 Celdis Italiana S.p.A. Celdis Italiana S.p.A. RTG, E. Springerum GmbH + Co. Friedrich Ebert Damm 112 – D-2000 Hamburg 70 Tel. (040) 693 70 61/62 Via Mombarcaro 96 - 10 Tel. (11) 35 93 12/35 93 69 Tel. (11) 35 55 Celdis Italiana S.p.A. RTG, E. Springorum GmbH + Co. Ungenerstrasse 43 - D-8000 Muni Via Anconitano 6/4 Tel. (049) 68 77 09 Tel. (049) 68 77 09 Cramer Italia S.p.A. (Main Office) Cramer Italia S.p.A. (Main Office) RTG, E. Springorum GmbH + Co. Routlinger Strasse 87. — D-7000 Stu Tel. (0711) 76 64 28 Via Gristoforo C Tel. (06) 51 79 81 Cramer Italia S.o.A. RTG, E. Springorum GmbH + Co. Mendelssohn-Bartholdy Strasse 6 Tet. (06121) 52 73 09 Cramer Italia S.p.A. Terza Traversa Dom SASCO Vertrieb von elektronischer en GmbH (Main Office fermann-Oberth Strasse 16 - D-8011 Putzbrunn b München fei, (089) 46-11-211 Cramer Italia S.p.A. Via Ferrarese 10/2 Tel: 10511 37 27 77 SASCO Vertrieb von elektronischen ustementen GmbH Istlach 3066 - D-4005 Dusseldorf/Meerbunch 3 Cramer Italia S.p.A. Corso Traiano 109 Tel. (011) 619 20 62/ fel. (02150) 14 33 SASCO Vertrieb von elektronischen Bauelementen GmbH Postlach 270 214 - D 3000 Haunger Silverstar Ltd. S.p.A. Via dei Gracchi 20 — 20146 Milano Tel. (02) 49 96 Tel. (0511) 85-25-86 SASCO Vertrieb von elektronischen Bauelementen GmbH Lorenzer-Strasse 15 – D-8500 Numberg Tel. (0911) 20-41-52 Silverstar Ltd. S.p.A. Via Paisiello 30 -Tel. (06) 844 88 41 Silverstar Ltd. S.p.A. Piazza Adriano 9 --Tel: (011) 44 32 75/6 SASCO Vertrieb von elektronischen Bauelementen GmbH Bauelementen Gml Stallienbergstrasse Tel. (0711) 24-45-21 24 - D-7000 Stuttgart 1 Silverstar Ltd. S.p.A. Via S. Sofia 15 - 35100 Padova SPOERLE Electronic Otto Hann Strasse 13 — D 6072 Dreieuch b Frankfult Ter (06103) 3 04-1 NIGERIA **Beckron Internationa** SPOERLE Electronic 14, Alhaji Bashoron Street SW Ikoyi — P.O. Box 1896 — Lagos Tet. 5.66.29 e 9.11 - D-5000 Kote 1 (0221) 23 50 98 SPOERI E Electronic Zweithruckenstrasse 1 - D 8000 Munction 2 Tet. (089) 22 74 17 NORWAY Technoprojekt GmbH (Main Office) Heinrich-Ebner Strasse 13 - D 2000 er-Strasse 13 - D-7000 Stuttgart Bad Canustatt Tel. (0711) 56 17 12

Ola Tandberg Elektro A/S oxedsmogiaten 25 - Oslo 25 Tel (02) 19 70 30 POLAND PHZ Transpol S A Untract Buildings UI. Stawki 2 - 00-950 Warsaw 1 Tel. (004822) 39 50 79

PORTUGAL Macedonian Electronics Ltd. Charitaou — P.O. Box 240 — Thessaloniki Tel. 30 68 00 Equipamentos de Laboratorio LDA Rua Pedro Nemes 47 — Lisbon 1 Tel. 97.02 S1 SOUTH AFRICA L'Electron 704 Main Pretoria Boad, Wynberg Tul

- 20092 Cinisello Balsamo (MI

co Fontana, 22A/B - Napol

o 109 - 00162 Bom

2 - 20100 Milanc

- 10135 Torino

- Rolinani

- 00198 Roma

- 10139 Totino

P.O. Box 10544, Johannes Tel. 40.62.96 SPAIN Hispano Electronica S.A. (Main Office) Poligono Industrial "Utrinsa Apartado de Correcis 48 — Alcorcón (Martri Tel. (01) 619 41.08

Motorola Ltd.

Headquarter York House, Empire Way Wembley Middlesex Tel. (01) 902-88-36

Television House Manchirster M2 5WS, Lancs Lot (61) 833 07 31/833 07 34

Sales Office Colvilles Road, Kelvin Estate East Kiltinde, Scotland Tel. (3552) 3 91 01

Motorola Inc. Semiconductor Group 16. ctiemin de la Vole-Greuse P.O. Box 8 — 1211 Genéve 20 Tel. (022) 99 11 11

Sales Office 10.12. Mount Street

HEADQUARTERS EUROPEAN OPERATIONS SWITZERLAND

Motorola Inc

Hispano Electronica S.A. Figots, 27-29 Barcelona, 14 — Tel., 259, 05, 22/23 SWEDEN

Interelko AB. Bax 32 — 12221 Enskede Tel (08) 13 21 60 AB Gösta Bäckström Alstromernatan 22 – Brox 12009 10221 Stockholm Tel 408i 54 10 80 SWITZERLAND Elbatex AG Alb. Zwyssig Stras Tel. (056) 26 56 41 trasse 28 - 5430 Wettinger Omni Ray AG Dutourstrasse 56 - 8008 Zurich Tet. (01) 34 07 66 TURKEY ERA Elektronik Sanayi Ve Ticaret A.S. Eski Buyiikdete Cait 49-A 4 Lever 1 64 65 00 FRA Elektronik Sanavi Ve Ticaret A.S. Gazi Mustafa Kemat Bul. 12 Onur Is Hani Kat4 D79 — Yenisetur/Ankara Tet. 25 49 33 UNITED KINGDOM A.M. Lock & Co. Ltd. n Doort Neville Street, Middletor Oldham, Lancs OL96LF Tel: (061) 652 04 31 Tel: (061) 052 04 31 Celdis Ltd. 37:39 Lovenock Road Reading, Benks, RG3, 1ED Tel: (0734) 585 171 Hawke Electronics Ltd. Hawke House Green Street Sunbury on Thames, Middlesex, England Tet: (9327) 8 55 77 Crellon Electronics Ltd. 380, Bath Road Slough, Berks SL1 6JE Tel. (06286) 44 34 ITT Electronic Services Edinburgh Way Hailow, Essex CM20 (2DF) Tel, Harlow (0279) 26 777 Jermyn Industries Vestry Estate — Sevengaks, Kent Tel. (732) 5 11 74

Macro-Marketing Ltd. 396 Bath Roa Slough, Berks SL1 6JD Tel. (06286) 4422

YUGOSLAVIA Elektrotehna Ljubljana Export Import Titova 51 — P.O. Box 34-1 61000 Ljubijana Elektrotehna Ljubijana Filirata Beograd Marsala Tita 6/1 11000 Beograd Tel. (011) 69 69 24

GERMANY Motorola Semiconducteurs S.A. Canto Lanuzetto — Le Mirait 31023 Toulouse CEDEX Tel. (61) 40 11 88 Motorola GmbH

UNITED KINGDOM Motorola Semiconductors Ltd. Golvines Road, Kelvin Estate East Kebride/Glasgow (Scotlan Tel. (3552) 39 101 8043 Unterföhring Tel. (08% 92 481

SØVÆRNET, sase TABLE OF CONTENTS 2.1.4.1 M6809 addressing modes 02-03 BSZ -- Block Storage Of Zeroes 03-02 3.1 3.2 END -- End Of Source Program 03-02 3.3 EQU -- Equate a symbol to a value 03-02 3.4 FCC -- Form Constant Character String 03-03 3.5 3.6 FDB --- Form Double Byte Constant 03-03 3.7 NAM --- Assign Program Name 03-03 3.8 OFT -- Assembler Output Options 03-04 3.9 ORG -- Set Program Counter To Origin 03-06 3.13 SETDP -- Set Direct Page Pseudo Register . . . 03-07 3.15 TTL -- Initialize Page Heading 03-08

APPENDICES

A.	CHARACTER SET	••••••••••••••••••••••••••••••••••••••	
в.		••••• B-01	
		•••• B-02	
	8.2 M6809 Indexed Addressing	Modes	
	B.3 M6800/M6801 Instructions	and M6809 Equivalents . E-11	

FRANCE

Pase



1.0 INTRODUCTION

The M6809 Absolute Assembler is a program that processes source program statements written in M6800 or M6809 assembly language. The assembler translates these source statments into object programs compatible with XDOS or EXORbug loaders, and produces a listing of the source program. The M6809 Absolute Assembler has been designed to operate on Motorola's EXORset development system.

1.1 Assembly Language

The symbolic language used to code source programs to be processed by the assembler is called assembly language. The language is a collection of mnemonic symbols representing : operations (i.e. machine instruction mnemonics, or directives to the assembler), symbolic names, operators, and special symbols.

The assembly language provides mnemonic operation codes for all machine instructions in the M6809 instruction set. The M6809 instructions are defined and explained in the "M6809 Programming Reference Manual". The assembly language also contains mnemonic directives which specify auxiliary actions to be performed by the assembler. These directives are not always translated into machine language.

1.2 Operating Environment

The minimum hardware requirements for the Absolute Assembler include :

Motorola's EXORset development system with EXORbus monitor

M6809 XDOS version -- 24k RAM

1.3 Assembler Processing

The M6809 Absolute Assembler is a two-rass assembler. During the first pass the source program is read to develop the symbol table. During the second pass the object file is created (assembled) with reference to the table developed in pass one. It is during the second pass that the source program listing is also produced.

Each source statment is processed completely before the next statment is read. As each statment is processed, the assembler examines the label, operation code, and operand

M6809 Assembler Reference Manual

Page 01-01

* * * * * * * * * *

fields. The operation code table is scanned for a match with a known opcode.

During the processing of a standard operation code mnemonic, the machine code is inserted into the object file.

Any errors that are detected by the assembler are displayed before the actual line containing the error is printed. Errors are accumulated and the total number of errors is printed at the end of each source listing. If no source listing is being produced, error messages are still displayed to indicate that the assembly process did not proceed normally. CHAPTER 2

2.0 CODING ASSEMBLY LANGUAGE PROGRAMS

Frograms written in assembly language consist of a sequence of source statements. Each source statement consists of a sequence of ASCII characters ending with a carriage return. Appendix A contains a list of the supported character set.

2.1 Source Statement Format

Each source statement may include up to 5 fields : a sequence number, a label (or "*" for a comment line), an operation, an operand, and a comment.

2.1.1 Sequence number

The sequence number field is an optional field provided as a programming convenience. The sequence number field starts at the beginning of the source line and consists of up to five decimal digits. The value of the number must be less than 65536. Sequence numbers must be followed by a space.

Although sequence numbers are optional, they must be consistently used or not used for an entire program. If the first source statement has a sequence number, then every succeeding source statement must also have a sequence number. If the first source statement does not have a sequence number, then no other source statement may be numbered.

2.1.2 Label field

The label field occurs as the first field of a source program. The label field can take one of the following forms:

- An asterisk (*) as the first character in the label field indicates that the rest of the source statement is a comment. Comments are ignored by the assembler and are printed on the source listing only for the programmer's information.
- 2. A space as the first character indicates that the label field is empty. The line has no label and is not a comment.
- 3. A symbol character as the first character indicates that the line has a label. Symbol characters are the upper case letters A-Z, the disits 0-9, and the special characters period (.), dollar sisn (\$), and underscore (_). Symbols consist of 1 to 6 characters,

the first of which must be alphabetic or the special character period (.). Certain special symbols are reserved by the assembler and will cause an error to be generated if they appear in a label field. These reserved symbols are : A, B, D, CC, DP, PC, PCR, S, Uy Xy and Y.

A symbol may occur only once in a label field unless it is used with the SET directive. If a symbol does occur more than once in a label field, then each reference to that symbol will be flagged with an error.

With the exception of some directives, a label is assigned the value of the program counter of the first byte of the instruction or data being assembled.

Each unique label and undefined symbol in a program is allocated a ten-byte block in the symbol table. In addition, a ten-byte block is allocated for every four references to a symbol, if the cross reference option (section 3.8) is in offort.

2.1.3 Operation field

The operation field occurs after the label field and must be preceded by at least one space. The operation field must contain a symbol. Thus, the rules governing labels apply to the operation field as well. Entries in the operation field may be one of two types :

Op code These correspond to the machine instructions. The operation code includes the "A", "B" or "D" character for the accumulator specification. For compatibility with other M680X assemblers, a single space may separate the operation code from the accumulator designator. For example, "LDA A" is the same as "LDAA". Although the M6809 assembler recognizes the above instruction forms (Appendix 3.5), the proper form for the M6809 instruction "load accumulator A" is "LDA".

Directive These are special operation codes known to the assembler which control the assembly process rather than being translated into machine instructions.

The assembler first searches for operation codes in an internal table of machine operation codes and assembler directives. If neither of the tables holds the specified operation code, an error message is printed. If code is being senerated, three bytes of zeros are generated for an invalid operation code.

CODING ASSEMBLY LANGUAGE PROGRAMS

2.1.4 Operand field

water and the second second

The interpretation of the operand field is dependent on its contents. The operand field, if required, must follow the operation field, and must be preceded by at least one space. The operand field may contain a symbol, an expression, or a combination of symbols and expressions separated by commas.

The operand field of machine instructions is used to specify the addressing mode of the instruction. The format of the operand field for M6809 instructions is summarized in the following table :

Operand Format -----

M6809 Addressing Mode

< <expression></expression>	direct
> <expression></expression>	extended
E <expression>J</expression>	extended indirect
<expression>,R</expression>	indexed
< <expression>,R</expression>	8-bit offset indexed
> <expression>,R</expression>	16-bit offset indexed
E <expression>*R]</expression>	indexed indirect
<expression>,R]</expression>	8-bit offset indexed indirect
>E <expression>,R]</expression>	16-bit offset indexed indirect
Q+	auto increment by 1
Q++	auto increment by 2
E Q++3	auto increment indirect
Q	auto decrement by 1
Q	auto decrement by 2
E Q J	auto decrement indirect

where R is one of the registers FCR, S, U, X, or Y and Q is one of the registers S, U, X, or Y.

The operand fields of assembler directives are described in Charter 3.

2.1.4.1 M6809 addressing modes _____

The M6809 includes some instructions which require no operands. These instructions are self-contained and employ the inherent addressing or the accumulator addressing mode.

TMMEDIATE ADDRESSING. Immediate addressing refers to the use of one or two bytes of information that immediately follow the operation code in memory. Immediate addressing is indicated by preceding the operand field with the pound sign character "#" (i.e., #<expression>). The expression following the "#" will be assigned one or two bytes of storage depending on the instruction. All instructions referencing the accumulator "A" or "B", or the condition code resister "CC" will generate a one byte immediate value. Also,

M6809 Assembler Reference Manual

Page 02-02

2.1 Source Statement Format

immediate addressing used with the PSHS, PULS, PSHU, and PULU instructions generates a one byte immediate value. Immediate operands used in all other instructions generate a two byte value.

The register list operand does not take the form #<expression> but still generates one bute of immediate data. The form of the operand is :

R1[,R2,...,Rn]

where Ri (i=1 to n) is one of the symbols A, B, CC, D, DP, FC, S, U, X, or Y. The number and type of symbols vary depending on the specific instruction.

For the instructions PSHS, PULS, PSHU, and PULU any of the above resister names may be included in the resister list. The only restriction is that "U" cannot be specified with PSHU or PULU, and "S" cannot be specified with PSHS and PULS. The one byte immediate value assigned to the operand is determined by the resisters specified. Each resister name sets a bit in the immediate byte as follows :

Register	Bit
PC	7
U,S	6
Y	5
Х	4
DP	З
E,D	2
AyD	1 .
CC	0

(Section 3.11 contains a detailed explanation of immediate expressions with the PSH/FUL instructions.)

For the instructions EXG and TFR, exactly two of the above redister names must be included in the redister list. The other restriction is the size of the redisters specified. For the EXG instruction, the two redisters must be the same size, or the first can be a 16-bit redister and the second an 8-bit redister. The 8-bit redisters are A, B, CC, and DF. The 16-bit redisters are D, FC, S, U, X, and Y. The one byte immediate value assigned to the operand is determined by the redister names. The most significant 4 bits of the immediate byte contain the value of the first redister name; the least significant 4 bits contain the value of the second redister as shown by the following table :

Register	Value	(hex)
D	0	
X	1	
Y	2	
U	З	
S	4	
FC	5	
A	8	
B	9	
CC	A	
DP	в	

RELATIVE ADDRESSING. Relative addressing is used by branch instructions. There are two forms of the branch instruction. The short branch can only be executed within the range -126 to +129 bytes relative to the first byte of the branch instruction. The actual branch offset is put into the second byte of the branch instruction. The long branch can execute in the full range of addressing from 0000 to FFFF (hexadecimal) because a two byte offset is calculated and put into the operand field of the branch instruction. The offset is the two's complement of the difference between the location of the byte immediately following the branch instruction and the location of the destination of the branch.

DIRECT AND EXTENDED ADDRESSING. Direct and extended addressing utilize one (direct) or two (extended) bytes to contain the address of the operand. Direct and Extended addressing are indicated by only having an expression in the operand field (i.e., <expression>). Direct addressing will be used by the M6809 assembler whenever possible. References to expressions with values having the most significant byte of the expression the same as the current value of the direct page pseudo register (section 3.13) will automatically be assembled with the direct addressing mode. If a symbol is referenced before it has been defined, the instruction will be assembled with the extended addressing mode in order to avoid phasing errors. All other cases will result in extended addressing mode being used.

Resardless of the criteria described above, it is possible to force the assembler to use the direct addressing mode by preceding the operand with the "<" character. Similarly, extended addressing can be forced by preceding the operand with the ">" character. These operand forms are : <<expression> and ><expression>. There is no restriction on the latter form. It will always generate extended addressing. If direct addressing is forced, the following check is made : the most significant byte of the expression is compared with the direct page pseudo register. If they are not the same, a warning message is generated. Again, the user must ensure that the direct page register is set up properly at execution time.

Page 02-04

INDEXED ADDRESSING. Indexed addressing is relative to one of the index registers. The general form is <exeression>,R. The address is calculated at the time of instruction execution by adding the value of <expression> to the current contents of the index register. The other general form is [<expression>,R]. In this indirect form, the address is calculated at the time of instruction execution by first adding the value of <expression> to the current value of the index resister and then retrieving the two bytes from the calculated address and address+1. This two byte value is used as the effective address of the operand. The allowable forms of indexed addressing are described below. Appendix 8.5 describes the format of the post-byte (i.e., the byte immediately following the op-code) for each of the indexed addressing modes. In the description below, R refers to one of the index registers S, U, X, or Y.

The accumulator offset mode allows one of the accumulators to be specified instead of an <expression>. Valid forms are :

<acc>,R and E<acc>,R]

where <acc> is one of the accumulators A, B, or D. This form senerates a one byte operand (post-byte only).

The valid forms for the automatic increment/decrement mode are shown below. For each row, the three entries shown are equivalent.

E.+.	y FC+	0, R+
	y-R	0 - R
ドキキ	y FC+++	0, R++
R	yR	0 , ft
[R++]	[+R++]	C0,R++3
CR3	C,R3	C0,R1

In this form the only valid expression is 0. Like the accumulator offset mode, this form generates a one byte operand (post-byte only).

The valid forms for the expression offset mode are :

R	1 1	<expression>,R</expression>
CR3	E , R I	E <expression>,R1</expression>
< Re	< * R	< <expression>,R</expression>
<0.0 R H	<c 3<="" 9="" r="" td=""><td><c<exeression>,R3</c<exeression></td></c>	<c<exeression>,R3</c<exeression>
>R	> , R	> <expression>,R</expression>
>CR1	>C x R 3	>E <expression>,RJ</expression>

The "<" and ">" characters force an 8 or 16-bit offset, respectively, and are described bellow. If no expression is specified, only the post-byte of the operand is generated. If

an excression with a value in the range -16 to +15 is specified without indirection, a one byte operand is generated which contains the excression's value as well as the index register indicator. At execution time, the expression's value is expanded to 16-bits with sign extension before being added to the index register.

All other forms will generate a post-byte as well as either a one or two byte offset which contains the value of the expression. The size of the offset is determined by the type and size of the expression. Expressions with values in the range -128 to +127 generate an 8-bit offset. If an expression that follows the above rules contains a symbol that is referenced before it has been defined, the instruction will be assembled using a 16-bit offset in order to avoid phasing errors. All other cases will result in a 16-bit offset being generated. In the case where an 8-bit offset is generated, the value is expanded to 16-bit with sign extension at execution time.

Regardless of the criteria described above, it is possible to force the assembler to senerate an 8-bit offset by preceding the operand the operand with the "<" character. Similarly, a 16-bit offset can be forced by preceding the operand with the ">" character. There is no restriction on the ">" form. It always generates a post-byte followed by a 16-bit offset. If an 8-bit offset is forced, the expression must not have a value outside the -128 to +127 range or a byte overflow error is senerated.

The valid forms for the program counter relative mode are exactly the same as the expression offset mode with the exertion that the index resister specification must be "PCR". However, the manner in which the offset is generated by the assembler differs. The assembler generates a relative address which is then used as the 8 or 16-bit offset following the post-byte. The relative address is the two's complement of the difference between the location of the byte immediately following the indexed instruction and the value of the expression.

If the relative address calculated is not in the ranse -128 to +127, or if the expression references a symbol that has not yet been defined, a two byte offset is generated after the post-byte. A one byte offset is generated if the relative address is in the range -128 to +127.

Like the expression offset mode, a one byte offset can be forced by preceding the operand with a "<", A ">" forces a two byte offset. A byte overflow error is generated if a one byte offset is forced when the relative address is not in the range -128 to +127.

The extended indirect mode has the form [<expression>]. Although extended indirect is a logical extension of the extended addressing mode, this mode is implemented using an encoding of the post-byte under the indexed addressing mode. A post-byte is generated as well as a two-byte offset which

CODING ASSEMBLY LANGUAGE PROGRAMS

contains the value of the expression.

2.1.4.2 Expressions

An expression is a combination of symbols, constants, algebraic operators, and parentheses. The expression is used to specify a value which is to be used as an operand. Expressions follow the conventional rules of algebra.

2.1.4.3 Operators

The precedence of the various operators is as follows : parenthetical expressions are evaluated first, with the inner most parentheses being processed before the outer ones. Next, the multiplication (x), division (/), and all two-character operators have precedence. Of the lowest precedence are the addition (+) and subtraction (-) operators. Unary minus can only occur at the beginning of an expression or immediately before a left parenthesis. Unary minus is equivalent in evaluation to putting a zero directly before the minus sign. For example, the following expressions are all equivalent :

-TAG1*TNDEX+3 0-TAG1*TNDEX+3 $-(TAG1 \times TNDEX) + 3$

Operators of the same precedence are evaluated from left to right. All intermediate results in the computation of an expression are truncated to a 16-bit integer value. The result of an expression is also a 16-bit integer. Operators can operate on numeric constants, single character ASCII literals, and symbols.

In addition to the normal operators for multiplication, division, addition, and subtraction, the assembler recognizes certain two-character operators. These operators are infix operators and have the same precedence as multiplication or division. Each two-character operator begins with an exclamation mark (!) and takes two operands. The following two-character operators are defined :

1A - exponentiation The left operand is raised to the power specified by the right operand. If the risht operand is zero, the resulting value will be "1", resardless of the value of the left operand.

! . - logical AND Each bit in the left operand is logically "ANDed" with the corresponding bit in the right operand.

CODING ASSEMELY LANGUAGE PROGRAMS 2.1 Source Statement Format

!+ - inclusive OR Each bit in the left operand is inclusively "ORed" with the corresponding bit in the right operand.

Each bit in the left operand is IX - exclusive OR exclusively "ORed" with the corresponding bit in the right operand.

!< - shift left The left operand is shifted to the left by the number of bits specified by the risht operand. The left operand is zero-filled from the right.

1> - shift right The left operand is shifted to the right by the number of bits specified by the right operand. The left operand is zero-filled from the left.

!L - rotate left The left operand is rotated left by the number of bits specified by the right operand. The most significant bit is rotated into the least significant bit position of the left operand.

IR - rotate right The left operand is rotated right by the number of bits specified by the right operand. The least significant hit is rotated into the most significant hit position of the left operand.

2.1.4.4 Symbols

Each symbol is associated with a sixteen-bit, integer value which is used in place of the symbol during the expression evaluation.

The asterisk (*) is a special symbol to the assembler and can only be used in an expression. The asterisk used in an expression as a symbol represents the current value of the location counter (the first byte of a multi-byte instruction).

2.1.4.5 Constants

Constants represent quantities of data that do not vary in value during execution of a program. The numeric constants can be in one of for bases : decimal, hexadecimal, binary, or octal.

A decimal constant consists of a string of numeric digits. The value of a decimal constant must fall in the ranse 0-65535, inclusive. Optionally, decimal constants may be preceded by the ampersand character "&". The following example shows both valid and invalid decimal constants :

M6809 Assembler Reference Manual

2.1 Source Statement Format

VALID	INVALID	REASON INVALID
12	123456	more than 5 digits
12345	12.3	invalid character
865201	67800	out of ranse ($>$ 65535)

A hexadecimal constant consists of a maximum of four characters from the set of digits (0-9) and the upper case, alphabetic letters (A-F) and is preceded by a dollar sign "\$". Hexadecimal constants can also be designated by being followed by the letter "H". In this case, the first digit of the hexadecimal constant must be a numeric so that the constant can be distinguished from a symbol name. Hexadecimal constants must be in the range \$0000 to \$FFFF. The following example shows both valid and invalid hexadecimal constants :

VAL ID	INVALID	REASON INVALID
\$12	ABCD	no preceding "\$"
0 ABCDH	\$G2A	invalid character
\$001F	\$2F018	too many digits

A binary constant consists of a maximum of 16 ones or zeroes preceded by a percent sign "%". Binary constants can also be represented by a series of ones and zeroes succeeded by the letter "B". The following example shows both valid and invalid binary constants :

VALID	INVALID	REASON INVALID
200101	1010101	missing percent
%1	%100110001010101111	too many digits
10100B	%210101	invalid digit

An octal constant consists of a maximum of six numeric digits, excluding the digits 8 and 9, preceded by a commercial at-sign "0". Octal constants can also be designated by ending in the letter "0" or "Q". Octal constants must be in the range 00 to 0177777. The following example shows both valid and invalid octal constants :

VALID	INVALID	REASON INVALID
@17634 3770	@2317234 @277272	too many disits out of ranse
1776000	23914Q	invalid character

Character constants can be used in expressions if they are single characters. Character constants are preceded by a

M6809 Assembler Reference Manual

Page 02-10

CODING ASSEMBLY LANGUAGE PROGRAMS

single quote. Any character, including the single quote, can be used as a character constant. The following example shows both valid and invalid character constants :

VALID	INVALID	REASON INVALID
' ж	'VALID	too long

2.1.5 Comment field

The last field of an assembler source statment is the comment field. This field is optional and is only printed on the source listing for documentation purposes. The comment field is separated from the operand field (or from the operation field if no operand field is required) by at least one space. The comment field can contain any printable ASCII characters.

2.2 Assembler Output

The assembler output includes an optional listing of the source program and an optional object file which is in one of the following formats : EXORciser loadable format, XDOS loadable memory image. Appendix E contains the description of the source listing formats.

The assembler will normally suppress the printing of the source listing and select the generation of an object output file. These conditions, as well as others, can be overridden via options supplied on the command line that invoked the assembler.

The assembly source program listing contains the original source statments, formatted for easier reading, as well as additional information which is generated by the assembler. Most lines in the listing correspond directly to a source statment. Lines which do not correspond directly to source statments include : page headings, error messages, directives as FCB, FCC, and FDB.

The assembly listing may optionally contain a symbol table or a cross reference table of all symbols appearing in the program. These are always printed after the END directive if either the symbol table or cross reference table options (section 3.8) are in effect. The symbol table contains the name of each symbol along with its defined value. The cross reference table additionally contains the assembler-maintained source line number of every reference to every symbol. The format of the cross reference table is shown in Appendix E.3

CHAPTER 3 -----

3.0 ASSEMBLER DIRECTIVES

The assembler directives are instructions to the assembler rather than instructions to be directly translated into object code. This charter describes the directives that are recognized by the assembler. Detailed descriptions of each directive are arransed alphabetically. The notation used in this charter is :

- 5 3. Contains a list of elements, one of which must be selected. Each choice will be separated by a vertical bar.
- 0 1 Contains an optional element. If one of a series of elements may be selected, the available list of choices will be contained within the brackets. Each choice will be separated by a vertical bar
- XYZ The names of the directives are printed in capital letters. The required parts of directive operands will also be printed in capital letters. All elements outside of the angle brackets (\bigcirc) must be specified as-is. For example the syntactical element [<number>,] requires the comma to be specified if the optional element <number> is selected.

< >The element names are printed in lower case and contained in angle brackets. The following elements are used in the subsequent descriptions:

<comment></comment>	Statement comment field
<label></label>	Statement label
<expression></expression>	Assembler expression
<expr></expr>	Assembler expression
<number></number>	Numeric constant
<string></string>	String of ASCII characters
<delimiter></delimiter>	String delimiter
<pre><option></option></pre>	Assembler option
<symbol></symbol>	Assembler symbol
<ssm></ssm>	Assembler symbol
<res list=""></res>	M6809 register list
<res exp=""></res>	M6809 resister expression

In the following descriptions of the various directives, the syntax, or format, of the directive is given first. This will be followed by the directive's description.

ASSEMBLER DIRECTIVES

3.1 ESZ -- Elock Storage Of Zeroes

[<label>] BSZ <expression> [<comment>]

The BSZ directive causes the assembler to allocate a block of bytes. Each byte is assigned an initial value of zero. The number of bytes allocated is given by the expression in the operand field. If the expression contains symbols that are undefined, forward references, or if the expression has a value of zero, an error will be generated.

3.2 END -- End Of Source Program

END E<expression> E<comment>33

The END directive indicates that the logical end of the source program has been encountered. Any statements following the END directive are ignored. If the END directive is not encountered before the physical end of the source file is found, an error message will be generated. However, this error message is only a warning. The optional expression in the operand field can be used to specify the starting execution address of the program.

3.3 EQU -- Equate Symbol To A Value

<label> EQU <expression> E<comment>]

The EQU directive assigns the value of the expression in the operand field to the label. The EQU directive is one of the directives that assignes a value other than the program counter to the label. The label cannot be redefined anywhere else in the program. The expression cannot contain any forward references or undefined symbols.

3.4 FCB --- Form Constant Byte

[<label>] FCB {<expr>L,<expr>y...,<expr>D E<comment>]

The FCB directive may have one or more operands separated by commas. The value of each operand is truncated to eight bits' and is stored in a single byte of the object program. Multiple operands are stored in successive bytes. The operand may be a numeric constant, a character constant, a symbol, or an expression. If multiple operands are present, one or more of them can be null (two adjacent commas), in which case a single byte of zero will be assigned for that operand. An error will occur if the upper eight bits of the evaluated operand's values are not all ones or all zeroes. 3.5 FCC --- Form Constant Character String

E<label>J FCC <number>,<string> E<comment>J

or

[<label>] FCC <delimiter><strins><delimiter> [<comment>]

The FCC directive is used to store ASCII strinds into consecutive bytes of memory. Any of the printable ASCII characters can be contained in the strinds. The FCC directive has two formats. The first format requires that <number> be a decimal constant in the rande 5. The comma is required after the decimal constant. The <number> specifies the number of characters contained in <strind> which besins immediately after the comma. Should <number> be greater than the number of characters in the strind (e.g., carriage return encountered in line before the specified number of characters are found), then spaces will be inserted to fill the remainder of the strind.

The second format of the FCC directive specifies the string between two identical delimiters. The delimiters can be any printable ASCII character. The first non-blank character after the FCC directive will be used as the delimiter. Thus, if the delimiter happens to be a decimal digit, the first character of the string cannot be a comma.

3.6 FDB -- Form Double Byte Constant

[<label>] FDB {<expr>[,<expr>,...,<expr>]} [<comment>]

The FDB directive may have one or more operands separated by commas. The sixteen-bit value corresponding to each operand is stored into two consecutive bytes of the object program. Multiple operands are stored in successive bytes. The operand may be a numeric constant, a character constant, a symbol, or an expression. If multiple operands are present, one or more of them can be null (two adjacent commas), in which case two

3.7 NAM -- Assign Program Name

NAM E<string> E<comment>33

bytes of zeroes will be assigned for that operand.

The NAM directive is generally used as the first statment of an assembly language program. It's use, however, is optional. More than one NAM directive can be used in a program. The <string> specified will be printed on the heading line of each page of the source program listing. It will be used as the name in the S0 record if an EXORciser-loadable program is being created. The <string> consists of a maximum of six printable ASCII characters.

Pase 03-02

3.8 OPT -- Assembler Output Options

OFT <option>E,<option>,...,<option>J E<comment>J

The OPT directive is used to control the format of the

assembler output. The options are specified in the operand

field, separated by commas. All options have a default

condition. Some options are not reset to their default

conditions at the end of pass one. Some options are allowed

to have the prefix "NO" attached to them, which then reverses

their meaning. Most options can be initialized from the command line that invoked the assembler. In the following

descriptions, the parenthetical inserts specify "DEFAULT", if

the option is the default condition, and "RESET", if the

option is reset to its default condition at the end of pass

one. The text in the OPTION column of the following table

indicates the minimum characters that are required to

identify the option. Additional characters can be appended to

the end of an option to make it more readable depending on

ABBEMBLER DIRECTIVES

LLE=<number>

M

list counter is less than or equal to zero, the subsequent source listing will not be erinted. Thus, the "NOL" and "L" ostions can be nested.

Change the number of characters to be printed per line to the decimal number specified. The default value is 72; the minimum value is 50 and the maximum value is 120.

Direct the output to memory. The assembler will only allow memory to be used for the object output that is beyond the end of the available, contiguous memory. If an error occurs while placing object code into memory (non-existant memory or assembler memory), an error message will be diselayed and the "M" option will be disabled. This option is not to be confused with "M" command line option (see Appendix G.1).

Create output module. Since this option is normally selected, it needs not be specified. It instructs the assembler to create an object module (either in memory or in a file). This option can only be used once in a source Prosram.

Do not create object output module. This option will suppress the creation of the object module even if the creation of one was specified on the command line that invoked the assembler.

Change the number of source statements printed per page to the decimal number specified. The default value is 58; the minimum value is 10 and the maximum value is 255.

Suppress paging; ignore PAGE directives and do not print headings or page numbers.

Print warning messages.

Do not print warning messages.

3.9 ORG -- Set Program Counter To Origin

M6809 Assembler Reference Manual

programmer preference. For example, NOG can be NOGEN, L can be LIST, U can be UNASSEMBLE, etc. OFTTON MEANTNG ---------(DEFAULT) CRE Print a cross reference table at the end of the source program listing. This option, if used, must be specified before the first symbol in the source program is encountered. Frint the code senerated for multiple operands of the FCB, NOO FCC, and FDE directives. NOG (DEFAULT, RESET) Do not print the code generated for multiple operands of the FCB, FCC, and FDB directives. Frint the listing from this point P=<number> on. The "L" option causes an internal list counter to be incremented. As long as the list counter is greater than zero, the subsequent source listing will be printed. If the source listing is not specified on the command line NOP that invoked the assembler, the "L" option has no effect when encountered within the source srogram. W (DEFAULT, RESET) NOL (DEFAULT, RESET) Do not print the listing from NOW this point on (including the OPT NOL directive), The "NOL" option causes an internal list counter

to be decremented. As long as the

G

L

M6809 Assembler Reference Manual

Page 03-04

Page 03-05

ORG <expression> E<comment>1

value specified by the expression in the operand field.

Subsequent statements are assembled into memory locations starting with the new program counter value. If no ORG directive is encountered in a source program, the program counter is initialized to zero. Expressions cannot contain

PAGE

being produced, the PAGE directive will have no effect. The

<label> REG <reg list> [<comment>]

resister list to the label. The REG directive is one of the directives that assigns a value other than the program counter to the label. The label cannot be redefined anywhere

R1E,R2,...,Rn3

where Ri (i=1 to n) is one of the symbols A, B, CC, D, DF,

PC, S, U, X, or Y. An error message is generated if both U

and S are specified. A warning occurs if the same register is

specified more than once. Register D is the same as registers

value is only meaningful when used with the instructions PSHU, PULU, PSHS, and PULS. The operand for these

{PSHUIPULUIPSHSIPULS} <red list>

or

{PSHUIPULUIPSHSIPULS} #<res exp>

<res list> is in the same format as defined above. An error message is generated if the register list contains a "U" and

the instruction is PSHU or PULU. Similarily, an error occurs

if the resister list contains an "S" and the instruction is

Although <label> may be used in any expression, its

else in the program. <reg list> must be of the form :

The REG directive assigns a value associated with a

The FAGE directive causes the assembler to advance the paper to the top of the next page. If no source listing is

forward references or undefined symbols.

directive is not printed on the source listing.

3.10 PAGE -- Top Of Page

3.11 REG -- Define Register List

instructions can take one of two forms :

PSHS or PULS. <res exp> is of the form :

The ORG directive changes the program counter to the

<sym 1>[!+<sym 2>!+...!+<sym n>]

where <sym i> (i=1 to n) must be defined by the REG directive. An error occurs if a PSHU/FULU instruction is followed by a <res exp> that contains a symbol previously defined with the REG directive that contained a "U" in the register list. A similar check is made for PSHS/PULS and "S".

Valid examples

ALLREG	REG	A, B, CC, DF, X, Y, U, FC	
REGXY	REG	XyY	
REGAB	REG	AyB	
	PSHS	#ALLREG	
	PSHU	#REGXY!+REGAB	

Invalid examples

REGUS	REG	U,S	can't specify both U and S
	PSHU	#REGU	can't push U reg, onto U stack
REGLS		A,B,D #REGU!+REGU	duplicate res. name warning duplicate res. name warning

3.12 RMB -- Reserve Memory Bytes

[<label>] RMB <exeression> [<comment>]

The RME directive causes the location counter to be advanced by the value of the expression in the operand field. This directive reserves a block of memory whose length in bytes is equal to the value of the expression. The block of memory reserved is not initialized to any given value. The expression cannot contain any forward references or undefined symbols.

3.13 SETDP --- Set Direct Page Pseudo Register

SETDP <exeression> [<comment>]

The SETDE directive is used to assign a value to the direct page pseudo resister at assembly time. The value of the least significant byte of the expression is assigned to the direct page pseudo register. This value is then used in determining if a particular memory reference can use the direct addressing mode (section 2.1.4.2). On initialization, the rseudo direct rage register is assigned the value zero. The SETDP directive can be used any number of times in an assembly. Each occurrence changes the value of the direct page pseudo register. The expression cannot contain any forward references or undefined symbols. If the most

M6809 Assembler Reference Manual

A and B.

Page 03-06

M6809 Assembler Reference Manual

Fase 03-07

significant byte of the expression is not zero, a warning occurs. However, the direct page pseudo register is assigned the value of the least significant byte of the expression anyway.

It should be carefully noted that the SETDP directive does not affect the Direct Page Register at execution time. The user must assume responsibility for ensuring that the assembly and run-time values are compatible. In the example :

SETDP \$20

the direct page pseudo register would be set to \$20, causing absolute addresses in the range 2000-2000 to be assembled using the direct addressing mode.

3.14 SPC -- Skip Blank Lines

SPC <expression>

The SPC directive causes blank lines to be inserted into the source listing for formatting purposes. The SPC directive is not printed in the listing. The number of lines skipped is determined from the expression in the operand field. If the number of lines to be skipped would cause the listing to cross a page boundary, then the paper will only be advanced to the top of the next page. The expression's value must be greater than zero and less than 256. The expression cannot contain any undefined symbols. A source program line that contains only a carriage return will have the same effect in the source listing as the directive "SPC 1".

3.15 TTL -- Initialize Page Heading

TTL [<string>]

The TTL directive causes the heading to be initialized to the string in the operand field. Up to 60 printable characters can be specified in the string. If a carriage return is found before the 60th character, the heading will be less than 60 characters. The heading will be printed on the top of all succeeding pages until another TTL directive is encountered. The heading is normally blank except for the assembler page number.

3.16 SCALL -- System Function Call

E<label>3 SCALL <expression> E<comment>3

The SCALL directive is used to senerate the object code for XDOS system function calls. The system functions are accessed via the software interrupt instruction (SWI) followed by a code indicating which function is being called. The senerated SWI instruction will be followed by a one byte

Page 03-08

value specified by the <expression> in the operand field. The <expression> must have a value in the range 0 to +127 (7-bit data with sign-bit=0). This allows up to 128 functions to be accessed.

3.17 UCALL --- User Function Call

[<label>] UCALL <expression> [<comment>]

The UCALL directive is similar to the SCALL directive. It senerates a SWI instruction followed by a one byte value specified by the <expression> in the operand field. In addition the sign-bit (bit-7) of the value is set to 1 to allow the interrupt handler to recognize a UCALL from an SCALL. The <expression> must also have a value in the range 0 to +127. A maximum of 128 different user functions may be accessed via the UCALL directive.

3.18 SKIP2 -- Skip Two Bytes

[<label>] SKIP2 [<comment>]

The SKIF2 directive is equivalent to a "FCB \$8C" Statement. The op-code of a "compare X immediate" instruction is generated. The execution of the byte will change the condition codes only (no other register affected) and cause two forward bytes to be skipped.

3.19 SKIP1 -- Skip One Byte

[<label>] SKIP1 [<comment>]

The SKIP1 directive uses the same concept as the SKIP2 directive. The op-code of a "branch never" instruction is generated (equivalent to FCB \$21). No register is affected by the execution of this byte. One forward byte is skipped.

APPENDIX

A. CHARACTER SET

The character set recognized by the assembler is a subset of ASCII. The ASCII code is shown in the following figure. The following characters are recognized by the assembler :

- 1. The upper case letters A through Z.
- 2. The digits 0 through 9.
- 3. Four arithmetic operators : +, -, *, and /
- 4. The special two-character operators : !A, !>, !<, !X, !., !+, !R, and !L.</p>
- 5. Parentheses in expressions : (,).
- 6. The special symbol characters : underscore (-), period (.), and dollar sign (\$). Only the period may be used as the first character of a symbol.
- 7. The characters used as prefixes for constants and addressing modes :
 - Immediate addressing
 - \$ Hexadecimal constant
 - & Decimal constant
 - 0 Octal constant

*

- % Binary constant
- ASCII character constant

8. The characters used as suffixes for constants and addressing modes :

- H Hexadecimal constant
- 0 Octal constant
- Q Octal constant
- B Binary constant
- PCR Indexed addressing
- S Indexed addressing
 U Indexed addressing
- xX Indexed addressing
- Y Indexed addressing
- 9. Three severator characters : space, carriage return, and comma.
- 10. The character "X" to indicate comments. Comments may contain any printable characters from the ASCII set.
- 11. The special symbols "A", "B", and "D" to specify the accumulator in the operation code; the special symbol "x" to represent the value of the current program counter; the special symbols "FCR", "S", "U", "X", and "Y" to indicate indexed addressing in the operand

CHARACTER SET

field; the special symbols "A", "B", "CC", "D", "DP", "PC", "S", "U", "X", and "Y" to indicate resisters in the operand field of the TFR, EXG, PSHU, PULU, PSHS, and PULS instructions; and the special symbols "A", "E", and "D" to indicate offsets in the indexed mode.

- 12. The characters used to indicate indirect addressing: $\ensuremath{\mathbb{I}}$ and $\ensuremath{\mathbb{J}}_*$
- 13. The character "<" preceding an expression to force direct addressing mode or 8-bit offset in indexed mode, and the character ">" preceding an expression to indicate extended addressing mode or 16-bit offset in indexed mode.
- 14. The characters used to indicate auto increment and auto decrement in the indexed mode : +, ++, -, --.

ASCII Character Set

		1			BITS	5 4	TO 6			
		1	0	1	2	З	4	5	6	7
	0	 	NUL.	DLE	SP	0	6	P	1	р.
	1.	1	SOH	DC1	1	1	A	Q	а	G
E:	2	1	STX	DC2		2	B	R	b	r
X.	3	1	ETX	DC3	*	з	С	S	C	5
T	4	1	EOT	DC4	\$	4	D	т	d	t
S	5	1	ENQ	NAK	%	5	E	U	e	U
	6	1	ACK	SYN	8	6	F	V	f	v
0	7	1	BEL.	ETB		7	G	W	s	w
	8	1	BS	CAN	(8	н	X	h	×
T	9	1	HT	EM	>	9	r	Y	i	(8
O	A	1	LF	SUB	ж	:	J	Z	J.	z
	B	1	VT	ESC	+	\$	к	C	k	-C
3	С	1	FF	FS	7	<	L.,	1	1	1
	D	1	CR	GS		::::	M	3	m	3-
	E	1	SO	RS		>	N	۸	D	~
	F	1	SI	US	1	?	0		O	DEL

AFFENDIX

B. SUMMARY OF INSTRUCTIONS

The following table lists the special symbols used in the description of M6809 Instructions.

Operation functions

==	Left side of equal sign is replaced by right side
	of equal sign.
CJ.	Evaluate contents first; grouping
()	The contents of
MO	The contents of memory specified by the
	parenthetical address.
+	Arithmetic addition
	Arithmetic subtraction
ж	Arithmetic multiplication
and	Boolean and
effad	M6809 effective address
or	Boolean inclusive or
XOF	Boolean exclusive or
L>	Logical shift right by number of bits specified
L<	Logical shift left by number of bits specified
A>	Arithmetic shift right by number of bits specified
A<	Arithmetic shift left by number of bits specified
R>	Rotate right by number of bits specified
R<	Rotate left by number of bits specified
Operand si	zes and resister names
\$50	The hexadecimal number "nn"
n	A bit value of n (0 or 1)
nn	An eight-bit value of nn (00-FF)
ranar	A sixteen-bit value of nnnn (0000-FFFF)
88	Eight-bit address
8888	Sixteen-bit address

- A Accumulator A B Accumulator B
- C Carry condition code (bit 0 of CC)
- CC Condition code resister
- D A, B accumulator pair
- F Fast interrupt condition code (bit 6 of CC)
- H Half carry condition code (bit 5 of CC)
- I Interrupt condition code (bit 4 of CC)
- ii Eisht-bit immediate operand
- iiii Sixteen-bit immediate operand
- N Sign condition code (bit 3 of CC)
- P Program counter register
- rl Register list
- rr Eisht-bit relative branch address
- rrrr Sixteen-bit relative branch address
- S Hardware stack pointer resister
- U User stack pointer register
- V Overflow condition code (bit 1 of CC)

Fage A-02

APPENDIX B.

SUMMARY OF INSTRUCTIONS

APPENDIX B.1

M6809 Instructions

×	X index resister	
>04	Eight-bit indexed addressing offset	
340-COF*	indexed operation depends on index mode (See B.4)
Y	Y index resister	
Z	Zero condition code (bit 2 of CC)	

Condition code symbols

- T Status bit tested and set if true, reset otherwise
- 0 Status bit reset by operation
- 1 Status bit set by operation
- Status bit unaffected by operation
- ? Programming Reference Manual contains details on setting of the status bit.

B.1 M6809 Instructions

In the following table, the "function" column for branch and long branch instructions only contains the test condition performed by the branch. The following function will be performed if the result of the test is true :

P=(P)+0002+rr (for branch)

P=(P)+0003+rrrr (for 1-byte long branch op-code)

P=(P)+0004+rrrr (for 2-byte long branch op-code)

If the result of the test is false, the following function will be performed :

P=(P)+0002 (for branch)

P=(P)+0003 (for 1-byte long branch op-code)

P=(P)+0004 (for 2-byte long branch op-code)

The functions for the instructions BSR, CWAI, DAA, EXG, JSR, LBSR, PSHS, PSHU, PULS, PULU, RTI, RTS, SEX, SWI, SWI2, SWI3, SYNC, and TFR are described in detail in the "M6809 Programming Reference Manual".

Mræ- moric	Oper- and	0r- code	Function	Status FHINZVC						
A.D.V.		-								
ABX		3A	X=(X)+(B)	- T - T T T T						
ADCA	i i	89 99	A=(A)+ii+(C)							
	88	A9	A=(A)+M(aa)+(C) A=(A)+xxop+(C)							
	XXOP									
4000	8888	89	A=(A)+M(aaaa)+(C)	- T - T T T T						
ADCE	ii	C9 D9	B = (B) + ii + (C)	- 1 - 1 1 1 1						
	88		B=(B)+M(aa)+(C)							
	XXOP	E9 F9	$B=(B)+\times\times o_{F}+(C)$							
	8888	• •	B=(B)+M(aaaa)+(C)							
ADDA	ii	88	A=(A)+ii	- T - T T T T						
	88	9B	A=(A)+M(aa)							
	XXOP	AB	$A=(A)+\times\times\circ P$							
	8888	BB	A=(A)+M(aaaa)							
ADDB	ii	CB	B=(B)+ii	- T - T T T T						
	38	DB	B=(B)+M(aa)							
	XXOF	EB	B=(B)+xxop							
	8888	FB	E=(E)+M(aaaa)							
ADDD	iiii	C3	D=(D)+iiii	TTT						
	88	D3	D=(D)+M(aa,aa+1)							
	XXOP	E3	D=(D)+xxop							
	8888	F3	D=(D)+M(aaaayaaaa+1)							
ANDA	ii	84	A=(A) and ii	TTO-						
	33	94	A=(A) and M(aa)							
	XXOF	A4	A=(A) and xxop							
	3333	84	A=(A) and M(aaaa)							
ANDE	ii	C4	B=(B) and ii	T T 0 -						
	33	D4	B=(B) and M(aa)							
	XXOF	E4	B=(B) and XXOP							
	aaaa	F4	B=(B) and M(aaaa)							
ANDCC	i. i.	1C	CC=(CC) and ii	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 						
ASL.	88	08	M(aa)=M(aa) A< 1	- ? - T T ? T						
	XXOP	68	XXOP=XXOP $A \le 1$							
	8888	78	M(aaaa)=M(aaaa) A< 1							
ASLA		48	A=(A) A< 1	- ? - T T ? T						
ASLB	****	58	B=(B) A< 1	- ? - T T ? T						
ASR	88	07	M(aa)=M(aa) A> 1	- ? - T T ? T						
	XXOP	67	XXOP=XXOP $A \ge 1$							
	3333	77	M(aaaa)=M(aaaa) A> 1							
ASRA		47	A=(A) A> 1	— ? — T T ? T						
ASRB	••••	57	B=(B) A> 1	- ? - T T ? T						
ECC	rr	24	Test (C)=0							
BCS	rr	25	Test (C)=1							
BEQ	rr	27	Test (Z)=1							
BGE	TT	20	Test (N) xor $(V)=0$							
EGT	rr	2E	Test (Z) or $E(N) \times or (V) = 0$							
BHI	rr	22	Test (C) xor (Z)=0							
BHS	rr	24	Test (C)=0							

M6809 Instructions

APPENDIX 8.1

M6809 Instructions

Mne	C)r= @ r- ····	() x:>	Function			1000				
	104"073	code		F	H	T.	N	Z.	V	С
	It that stort must letter than must write an									
	- N	200 0000							0	1120
BITA							1	1	U	
)-()-(C))**									

ETTE	ti, ti,	CS		••••	****		T	T	0	
	88	DS								
	XXOF/									
	8888	F5	(B) and M(aaaa)							
EIL,E	rr	2F	Test (Z) or E(N) xor (V)]=1	••••		••••			***	****
EL O	T- T-	25	Test (C)=1						••••	
EI.S	r r	23	Test (C) or (Z)=1		••••	****				
EL.T	TT	20	Test (N) xor $(V)=1$					••••		
EMX	rr	28	Test (N)=1		••••			****		
ENE	1.1.	26	Test (Z)=0							
EIF1.	rr	2A	Test (N)=0							
BRA	1.1.	20	Tests always true							
BRN	rr	21	Tests always false	****	****				••••	
	TT	80	Subroutine call		••••					
	rr	28	Test (V)=0				••••			
					••••		0	1	0	0
CLEA							0	1	0	0
							0	1	0	0
					2	***	T	T	T	Т
CALCE IN										
CARCE					\$		т	T	T	Т
CUL C					•					
CMPD							T	т	T	T
OFIP D										
CAN (Free)		the second second					T	T	T	
CWP'S							1	1		1
										~
CMPU					****		1	1	1	1
	88									
	>0<08*									
	8888							-		
CMPX	i i i i	80					T	T	T	T
	33	9C								
	>0>0%	AC	(X)->o <op< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></op<>							
	8888	BC	(X)-M(aaaa,aaa+1)							
	elo els ent ent ent ent ert	EITE A A A A A A A A A A A A A A A A A A A	aaa 95 xxop A5 aaaa B5 EITB ii C5 aaaa F5 ELE rr 25 BLO rr 25 ELE rr 25 ELS rr 23 ELT rr 25 ELS rr 23 ELT rr 26 ENE rr 26 ERA rr 20 ERN rr 20 EVC rr 29 CLR aaaa 0F aaaaa 7F 21 CLRA 4F CLRA 4F CLRB 10 aaaaa <td>aa 95 (A) and M(aa) xxop A5 (A) and xxop aaaa E5 (A) and M(aaaa) EITE ii C5 (B) and M(aaaa) xxop E5 (B) and M(aaaa) aaaa F5 (B) and M(aaaa) est Test (Z) or [C(N) xor (V)]=1 EL rr 25 EN rr 20 Test (N) xor (V)=1 Est EN rr 20 ERA rr 20 Test (N)=0 Est EVC rr 28 Test (V)=0 Eve EVS rr CLR aa</td> <td>Data 95 (A) and M(aa) aaa 95 (A) and xxop aaaaa B5 (A) and M(aaa) aaaaa B5 (B) and M(aaa) aaaaa D5 (B) and M(aaaa) aaaaa F5 (B) and M(aaaa) ELE rr 2F Test (Z) or E(N) xor (V)]=1 ELO rr 25 Test (N) xor (V)=1 ELT rr 2A Test (D) xor (V)=1 ELT rr 2A Test (N) xor (V)=1 EME rr 2D Test (N)=0 </td> <td>BATH II Distribution aa 95 (A) and M(aa) AXOP A5 (A) and M(aa) aaaa BS (A) and M(aaaa) EITB ii CS (B) and M(aaaa) EXOP ES (B) and M(aaaa) aaaa FS (B) and M(aaaa) BLE rr 25 Test (C) or I(N) xor (V) J=1 ELC rr 23 Test (C) or (Z)=1 ELT rr 23 Test (N) xor (V)=1 ELT rr 23 Test (N) xor (V)=1 ENT rr 20 Test (N) xor (V)=1 ENT rr 20 Test (N)=0 ERA rr 20 Test always false EVC rr 28 Test (V)=0 EVC rr 28 Test (V)=1 CLR aa 0F M(aaaa)=00 <td>Bas 95 (A) and M(aa) xxop A5 (A) and M(aa) aaaaa BS5 (A) and M(aaaa) BITB ii C5 (B) and M(aaaa) aaaaa F5 (B) and M(aaaa) aaaa F5 (B) and M(aaaa) BLE rr 2F Test (C) on (CN) xor (V)]=1 BLS rr 23 Test (C) on (C)=1 BLT rr 2D Test (N) xor (V)=1 BLT rr 23 Test (C) on (C)=1 BLT rr 2D Test (N) xor (V)=1 BK rr 2D Test (N) xor (V)=1 ENT rr 2A Test (N)=0 ERA rr 2D Test (N)=0 ERA rr 2D Test (V)=0 EVC rr 2P Test (V)=0 EVC rr<td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>aa 95 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aaa) $aaaa$ E5 (A) and M(aaa) $\chi \times OP$ aaa D5 (B) and M(aaaa) $\chi \times OP$ $aaaa$ F5 (B) and M(aaaa) $\chi \times OP$ Z5 Test (C) or (Z)=1 $$</td></td></td>	aa 95 (A) and M(aa) xxop A5 (A) and xxop aaaa E5 (A) and M(aaaa) EITE ii C5 (B) and M(aaaa) xxop E5 (B) and M(aaaa) aaaa F5 (B) and M(aaaa) est Test (Z) or [C(N) xor (V)]=1 EL rr 25 EN rr 20 Test (N) xor (V)=1 Est EN rr 20 ERA rr 20 Test (N)=0 Est EVC rr 28 Test (V)=0 Eve EVS rr CLR aa	Data 95 (A) and M(aa) aaa 95 (A) and xxop aaaaa B5 (A) and M(aaa) aaaaa B5 (B) and M(aaa) aaaaa D5 (B) and M(aaaa) aaaaa F5 (B) and M(aaaa) ELE rr 2F Test (Z) or E(N) xor (V)]=1 ELO rr 25 Test (N) xor (V)=1 ELT rr 2A Test (D) xor (V)=1 ELT rr 2A Test (N) xor (V)=1 EME rr 2D Test (N)=0	BATH II Distribution aa 95 (A) and M(aa) AXOP A5 (A) and M(aa) aaaa BS (A) and M(aaaa) EITB ii CS (B) and M(aaaa) EXOP ES (B) and M(aaaa) aaaa FS (B) and M(aaaa) BLE rr 25 Test (C) or I(N) xor (V) J=1 ELC rr 23 Test (C) or (Z)=1 ELT rr 23 Test (N) xor (V)=1 ELT rr 23 Test (N) xor (V)=1 ENT rr 20 Test (N) xor (V)=1 ENT rr 20 Test (N)=0 ERA rr 20 Test always false EVC rr 28 Test (V)=0 EVC rr 28 Test (V)=1 CLR aa 0F M(aaaa)=00 <td>Bas 95 (A) and M(aa) xxop A5 (A) and M(aa) aaaaa BS5 (A) and M(aaaa) BITB ii C5 (B) and M(aaaa) aaaaa F5 (B) and M(aaaa) aaaa F5 (B) and M(aaaa) BLE rr 2F Test (C) on (CN) xor (V)]=1 BLS rr 23 Test (C) on (C)=1 BLT rr 2D Test (N) xor (V)=1 BLT rr 23 Test (C) on (C)=1 BLT rr 2D Test (N) xor (V)=1 BK rr 2D Test (N) xor (V)=1 ENT rr 2A Test (N)=0 ERA rr 2D Test (N)=0 ERA rr 2D Test (V)=0 EVC rr 2P Test (V)=0 EVC rr<td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>aa 95 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aaa) $aaaa$ E5 (A) and M(aaa) $\chi \times OP$ aaa D5 (B) and M(aaaa) $\chi \times OP$ $aaaa$ F5 (B) and M(aaaa) $\chi \times OP$ Z5 Test (C) or (Z)=1 $$</td></td>	Bas 95 (A) and M(aa) xxop A5 (A) and M(aa) aaaaa BS5 (A) and M(aaaa) BITB ii C5 (B) and M(aaaa) aaaaa F5 (B) and M(aaaa) aaaa F5 (B) and M(aaaa) BLE rr 2F Test (C) on (CN) xor (V)]=1 BLS rr 23 Test (C) on (C)=1 BLT rr 2D Test (N) xor (V)=1 BLT rr 23 Test (C) on (C)=1 BLT rr 2D Test (N) xor (V)=1 BK rr 2D Test (N) xor (V)=1 ENT rr 2A Test (N)=0 ERA rr 2D Test (N)=0 ERA rr 2D Test (V)=0 EVC rr 2P Test (V)=0 EVC rr <td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td> <td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td> <td>aa 95 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aaa) $aaaa$ E5 (A) and M(aaa) $\chi \times OP$ aaa D5 (B) and M(aaaa) $\chi \times OP$ $aaaa$ F5 (B) and M(aaaa) $\chi \times OP$ Z5 Test (C) or (Z)=1 $$</td>	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	aa 95 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aa) $\chi \times OP$ A5 (A) and M(aaa) $aaaa$ E5 (A) and M(aaa) $\chi \times OP$ aaa D5 (B) and M(aaaa) $\chi \times OP$ $aaaa$ F5 (B) and M(aaaa) $\chi \times OP$ Z5 Test (C) or (Z)=1 $$

Mne- monic	Oper- and	Or- code	Function	F		st: I			v	С	
											•
CMFY	iiii	10,80	(Y)-iiii				т	T	r	т	
	33	10,90	(Y)-M(aa,aa+1)								
	XXOP	10,AC	(Y)-xxop								
	8888	10,EC	(Y)-M(aaaa,aaaa+1)								
COM	88	03	M(aa)=M(aa) xor \$FF			••••	т	T.	0	1	
	XXOP	63	XXOP=XXOP XOP \$FF								
	8888	73	M(aaaa)=M(aaaa) xor \$FF								
COMA		43	A=(A) xor \$FF		****		T	T	0	1.	
COME		53	$B=(B) \times or \#FF$	****	****		Υ	Т	0	1	
CWAI	i i	30	(CC) and ii	?	?	?	?	?	?	?	
			and wait for interrupt								
DAA		19	Converts binary add of BCD into BCD				Т	T	T	T	
DEC	88	0A	M(aa)=M(aa)-01	****			T	T	\$		
	XXOP	64	XXOP=XXOP-01				3.0		1		
	3333	ZA	M(aaaa)=M(aaaa)-01								
DECA		40	A=(A)−01				T	T	2		
DECE		56	E = (E) - 01				Ť	Ť	-2		
EORA	ii	88	A=(A) xor ii				r	Ť			
	33	98	$A=(A) \times or M(aa)$						v		
	XXOP	AB	A=(A) xor xxop								
	8888	88	A=(A) xor $M(aaaa)$								
EORB	ii	C8	B=(B) xor ii				T	T	0		
La Sall Sha	33	DB	$B=(B) \times OF M(aa)$						0		
	XXOP	EB	B=(B) xor xxop								
	8888	FB	B=(B) xor $M(aaaa)$								
EXG	rl	16	Exchange 2 registers	\$	-	12	\$	12	2	1	
INC	88	OC	M(aa)=M(aa)+01		•						
	XXOP	60	××08=××08+01						•		
	8888	70	M(aaaa)=M(aaaa)+01								
INCA		4C	A=(A)+01				T	T	'P		
INCE		50	E=(E)+01				Ť	T	\$		
JMP	33	OF	Paa	****							
	XXOF	6E	Pexxor								
	8888	ZE	P=aaaa								
JSR	88	90	Subroutine call								
	XXOP	AD									
	8888	ED	и и								
LBCC	rrrr	10,24	Test (C)=0			****		****			
LECS	TTTT	10,25	Test $(C)=1$								
LBEQ	rrrr	10,27	Test $(Z)=1$								
LEGE	TTTT	10,20	Test (N) xor $(V)=0$								
LBGT	rrrr	10,2E	Test (Z) or $E(N) \times or (V) = 0$								
LEHI	FFFF	10,22	Test (C) xor $(Z)=0$								
LEHS	rrrr	10,24	Test $(C)=0$						••••		
LBLE	rrrr	10,2F	Test (Z) or $(N) \times or (V) = 1$			****			****		
LELO	rrrr	10,25	Test (C)=1								
LELS	rrrr	10,23	Test (C) or $(Z)=1$								
LELT	rrrr	10,20	Test (N) xor $(Y)=1$		****				****		
LBMI	TTTT	10,28	Test $(N)=1$								
h., h.11 1.J.	LTT.	1.092.00	LEAD D VIX A T								

M6809 Assembler Reference Manual

Pase 8-04

M6809 Assembler Reference Manual

Pase 8-05

M6809 Instructions

APPENDIX B.1

M6809 Instructions

Mine-	Orer-	0,=	Function	Status
monic	arid	code		FHINZVC
AND THE REAL REAL PROPERTY AND	**** * ****	5 17		
LENE	FFFF	10,26	Test (Z)=0	
L.EFL.	TTTT	10,2A	Test (N)=0	
LERA	TTTT	16	Tests always true	
LERN	rrrr	10,21	Tests always false	
LESR	rrrr	17	Subroutine call	
LEVC	rrrr	10,28	Test (V)=0	
LEVS	TTTT	10,29	Test (V)=1	
LDA	i i	86	A=ii	TT0-
	88	96	A=M(aa)	
	XXOP	A6	A=xxop	
	8888	86	A=M(aaaa)	
LDB	i i	C6	B=ii	TTO-
	88	D6	B=M(aa)	
	XXOP	E6	B=xxop	0
	3333	F6	B=M(aaaa))
LDD	i i i i	CC	D=iiii	— — — <u>т</u> то —
	33	DC	D=M(aa,aa+1)	
	XXOP	EC	D=xxop	
	3333	FC	D=M(aaaa,aaaa+1)	
LDS	iiii	10,CE	S=iiii	TT0-
turbel sol	39	10,DE	S=M(aa,aa+1)	, , , ,
	XXOP	10,EE	S=XXOP	
	3333	10, FE	S=M(aaaa,aaaa+1)	
LDU	iiii	CE	U=iiii	T T O -
11.7	33	DE	U=M(aa,aa+1)	
	XXOP	EE	U=xxop	
	8888	FE	U=M(2222,2222+1)	
LDX	iiii	8E	X=iiii	
1	33	9E	X=M(aa,aa+1)	, , , ,
	XXOP	AE	X=xxop	
		EE.	X=M(aaaa,aaaa+1)	
LDY	8888	10,8E	X=n(aaaa,aaaa+1) Y=iiii	T T O -
L	i i i i	10,8E		
	88		Y=M(aa,aa+1)	
	XXOP	10,AE	Y=xxop	
1	9999	10,BE	Y=M(aaaa,aaaa+1)	
LEAS	XXOP	32	S=effad xxop	
LEAU	>>>COF?	33	U=effad xxop	
LEAX	XXOP	30	X=effad xxor	<u>T</u>
LEAY	XXOP	31	Y=effad xxop	T
LSL.	88	08	M(aa)=M(aa) A< 1	- ? - T T ? T
	NOKOE.	68	XXOP=XXOP A< 1	
	8888	78	M(aaaa)≕M(aaaa) A< 1	
L.SL.A		48	A=(A) A< 1	- ? - T T ? T
LSLB		58	B=(B) A< 1	- ? - T T ? T
LSR	88	04	M(aa)=M(aa) L> 1	0 T - T
	XXOP	64	XXOP=XXOP L> 1	
	8888	74	M(aaaa)=M(aaaa) L> 1	

Mne-	Oper-	08-	Function				ati			
monic	and	code		F	Н	I	N	Z	V	С
LSRA		44	A=(A) L> 1				0	Т		Т
LSRB		54	B=(B) L> 1		••••	****	0	Т		T
MUL.		3D	$D=(A)\times(E)$	****				т		Т
NEC	33	00	M(aa)=00-M(aa)		?		T	Т	?	T
	XXOP	60	XXOP=00-XXOP							
	8888	70	M(aaaa)=00-M(aaaa)							
NEGA		40	A=00-(A)		?		Т	т	?	T
NEGB		50	E=00-(E)		?	••••	т	Т	?	T
NOF		12	F'=(F')+0001		-					
DRA	i i	8A	A=(A) or ii				Т	т	0	
	33	9A	A=(A) or M(aa)							
	XXOP	AA	A=(A) or xxop							
	3333	BA	A=(A) or M(aaaa)							
ORE	i i	CA	B=(B) or ii		••••	••••	т	T	0	
	88	DA	E=(E) or M(aa)							
	XXOP	EA	B=(B) or xxoe							
	3333	FA	E=(E) or M(aaaa)							
ORCC	ii	1A	CC=(CC) or ii	2	3	3	3	3	3	3
PSHS	r1	34	Push registers on M(S)		:			:		:
PSHU	rl	36	Fush registers on M(U)					****		
PULS	rl	35	Full registers from M(S)	P	9	-2	2	2	2	7
PULU	rl.	37	Pull registers from M(U)	2	?	\$	2	2	2	\$
ROL	33	09	M(aa)=M(aa) R< 1	-	•		T	Ť	2	T
(Cola.	XXOP	69	XXOP=XXOP R< 1					'	10	
	8888	79	M(aaaa)=M(aaaa) R< 1							
ROLA		49	A=(A) R< 1		1		т	T	\$	т
ROLE	La.	59	B=(B) R < 1				Ť	Ť	2	Ť
ROR	33	06	M(aa)=M(aa) R> 1				Ť	Ť	2	
NUN	XXOP	66	xxop=xxop R> 1							
	3333	76	M(aaaa)=M(aaaa) R> 1							
RORA	656565	46	A=(A) R> 1				T	т	?	T
RORE		56	B=(B) R> 1			-	Ť	Ť	5	Ť
RTI		38	Return from interrupt	2	2	2	2	2	2	2
RTS		39	Return from interrupt Return from subroutine	r	٢	٢	۲	٢	٢	٢
SBCA		82	A=(A)-ii-(C)				T	T		
DECH	i i	92					1	1		1
	aa	AZ	A=(A)-M(aa)-(C) A=(A)-xxop-(C)							
	XXOF									
SE.(3E.	8888	82	A=(A)-M(aaaa)-(C)							
SECE	ii	C2	B=(B)-ii-(C)	****			Т	1	1	1
	88	DZ	B=(B)-M(aa)-(C)							
	XXOF	E2	B=(B)-xxop-(C)							
	8888	F2	B=(B)-M(aaaa)-(C)							
SEX		10	Sign extension of B into A				T	T	0	****
STA	aa	97	M(aa)=(A)	****	****		T	T	0	
	XXOP	A7	XXOP=(A)							
	8888	E7	M(aaaa)=(A)							

M6809 Assembler Reference Manual

Page B-07

M6809 Instructions

Mme-		Oren -	OF	Function			Sta	sti	.15		
	montie	and	code		F	Н	T	N	Z.	V	С
	14.00 KiNY MAX 17.00 AMM 1894 K	040 0404 7017 0404 X844 4444 A444 4444 4		nat and all and has all and and the second and has been all and and has been and all and and and and all and an			*** **** *		** **** **	** **** *	
	STE	10 (D	D7	M(aa)=(B)				Т	т	0	
	30 1 10	>O:COF	EZ	XXOP=(E)							
		8888	F7	M(aaaa) = (B)							
	STD	33	DD	M(aayaa+1)=(D)				Т	т	0	
		>CSOF	ED	$\times \times \circ = (D)$							
		8888	FD	M(aaaa,aaaa+1)=(D)							
	STS	33	10,DF	M(aa,aa+1)=(S)				T	Т	0	
		XXOP	10,EF	>>>o==(S)							
		8888	10,FF	M(aaaayaaaa+1)=(S)							
	STU	88	DF	M(aa,aa+1)=(U)				T	т	0	-
		XXOP	EF	XXOP=(U)							
		8888	E.E.	M(aaaa,aaaa+1)=(U)							
	STX	33	9F	M(aa,aa+1)=(X)			••••	T	T	0	
		XXOF	AF	××0= (X)				2			
		8888	BF	M(aaaa,aaaa+1)=(X))
	STY	33	10,9F	M(aa,aa+1)=(Y)				Т	Т	0	
	111 A. 18	>>>OP	10,AF	$\times \times \otimes \otimes = (Y)$							
		8888	10,EF	M(aaaa,aaaa+1)=(Y)							
	SUEA	1.1	80	A=(A)-ii		\$		T	T	Т	T
		88	90	A=(A)-M(aa)					0	8	
		XXOP	A 0	A=(A)-xxop							
		8888	E:0	A=(A)-M(aaaa)							
	SUBB	i i	CO	B=(B)−ii		3		Τ	T	r	ï
		88	DO	E=(E)-M(aa)					50		
		XXOP	EO	B=(B)-xxop							
		8888	FO	B=(B)-M(aaaa)							
	SUED	1111	83	D=(D)-iiii		9		r	T	T	T
		88	93	D=(D)-M(aa,aa+1)		1					
		XXOP	A3	$D=(D) - \times \times \infty$							
		8888	B3	D=(D)-M(aaaa,aaaa+1)							
	SWI		3F	Software interrupt				****			
	SWT2		10,3F	Software interrupt							
	SWIG	****	11,3F	Software interrupt		****		****			
	SYNC		13	Synchronize							
	TFR	rl.	1.F	Transfer register	P	2	'7	-2	\$	\$	-
	TST	33	00	M(aa)-00				Ť	Ť	ò	
		XXOP	60	>><0=00				•	•		
		8888	7D	M(aaaa)-00							
	TSTA		40	(A)-00		****		T	T	0	
	TSTB		50	(B)-00	-			T	Ť		

E.2 M6809 Indexed Addressing Modes

The value of the post-byte (the first byte following the or-code) for instructions using the indexed addressing mode is determined by the format of the operand. Two formats exist: simple indexing and complex indexing. Simple indexing is used when the operand is of the form:

<exp>,R

where <exp> is an expression in the range -16 to +15 but not equal to zero, and R is one of the index registers "S", "U", "X", or "Y". All other indexed addressing modes use the complex indexing format. The two post-byte formats are described below:

			exing					
	7		54				0	
1 1	0 1	RR	I	O	FFSET			1
			0 if X	mmm				
white	9r@		1 if Y					
			0 if U					
			1 if S					
			ет=5-b				enen	t
Co	ms=1	ex Tr	idexins		Post-	Est	e	
	7	6	5 4	З	2	1	0	
1			I I					1
wh	ere	RR=(0 if X	or	FCR			
		()1. if Y					
			.0 i.f U					
		5	ll if S	5				
		ïï≕() if no	t in	direc	t		
			if ir					
		TT	rT=0000					ncrement (R+)
			0001					ncrement (R++)
			0010					lecrement (-R)
			0011					lecrement (R)
			0100					e or no offset
			0101					is offset (B,R)
			0110					is offset (A,R)
			1000		-bit			
			1001		6-bit			
			1011	. D	accu	nur 1	ator	is offset (D,R)

M6809 Indexed Addressing Modes

1100	8-bit	offset	with	PCR	
	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2				

- 1101 16-bit offset with PCR
- 1111 Extended indirect

E.3 M6800 Instructions and M6809 Equivalents

Not all M6800 instructions have exact equivalents recognized by the M6809 Assembler. Some translate into instructions that senerate more bytes by the M6809 assembler. However, all op-code mnemonics recognized by the M6800 Macro Assembler are recognized by the M6809 Absolute Assembler and are translated into equivalent M6809 code where possible. Some translations are not equivalent but the same function is still performed. In addition, some "M6800-like" mnemonics are recognized by the M6809 Assembler and translated.

M6800/M6801 Mnemonic	Type of instruction	M6809 Equivalent
ABA	6800	PSHS B
		ADDA S+
ASLD	6801	ASLE
		ROLA
CBA	6800	PSHS B
		CMPA S+
CL.C	6800	ANDCC #\$FE
CLF	6800-like	ANDCC #\$FE
CLI	6800	ANDCC #\$EF
CLIF	6800-like	ANDCC #\$AF
CLC	6800	ANDCC #\$FD
CPX	6800	CMPX
CPY	6800-like	CMPY
DES	6800	LEAS -1,S
DEX	6800	LEAX -1,X
DEY	6800-like	LEAY -1,Y
INS	6800	LEAS 1,S
INX	6800	LEAX 1.X
INY	6800-like	LEAY 1,Y
LDAA; LDA A	6800	LDA
LDAB; LDA B	6800	LDE
LDAD	6801	L.DD
LSLD	6801	ASLE
		ROLA
LSRD	6801	LSRA
		RORB
ORAA; ORA A	6800	ORA
ORAB; ORA B	6800	ORE
PSHA; PSH A	6800	PSHS A
PSHE; PSH E	6800	FSHS B
PSHX	6801	PSHS X
PULA; PUL A	6800	FULS A
PULE; PUL B	6800	PULS B
PULX	6801	FULS X
SBA	6800	PSHS B
		SUEA S+

SEC		6800	ORCC #\$01
SEF		6800-like	ORCC #\$40
SEI		6800	ORCC #\$10
SEIF		6800-like	ORCC #\$50
SEV		6800	ORCC #\$02
STAA; STA	A	6800	STA
STAB; STA	B	6800	STB
STAD		6801	STD
TAB		6800	TER AVE
			TSTA
TEA		6800	TER BAA
			TSTA
TAF		6800	TER ALCC
TEA		6800	TER CC.A
TSX		6800	TFR SIX
TXS		6800	TFR X,S
WAI		6800	CWAI #\$FF

APPENDIX

C. DIRECTIVE SUMMARY

A complete description of all directives appears in CHAPTER 3.

ASSEMBLY CONTROL

	END	Program end
	NAM	Assign program name
	ORG	Origin program counter
	SETDF	Set direct page pseudo register
	DEFINITION	
	EQU	Assign permanent value
	REG	Register list definition
DATA DE	FINITION / STORAGE A	LLOCATION
1112 1000 1007 0000 1007 0000 0007 0		
	ESZ	Block storage of zeroes; single bytes
	FCB	Form constant byte
	FCC	Form constant character string
	FDB	Form constant double byte
	RMB	Reserve memory byte
	CONTROL	
	SCALL	System function call
	UCALL.	User function call
	SKIP1	Skip one byte
	SKIP2	Skip two bytes
		LISTING CONTROL.
	OPT CRE	Print cross reference table
	OPT G	Print senerated lines of FCE, FCC, and FDE directives
	OPT NOG	Don't print generated lines of FCB, FCC, and FDE directives

AFPENDIX C.

DIRECTIVE SUMMARY

OPT L	Frint source listing from this point
OFT NOL.	Inhibit printing of source listing from this point
OFT LLEN=n	Chanse line lensth
OPT M	Create object output to memory
OPT O	Create object output file
OFT NOO	Do not create object output file
OFT F≔n	Chanse pase lensth
OFT NOP	Inhibit pasins and printing of headings
OFT S	Frint symbol symbol table
OFT W	Frint warnings
OFT NOW	Don't print warnings
PAGE	Print subsequent statements on top of next page
SPC	Skip lines
TTL.	Initialize heading for source listing

AFFENDIX

D. ASSEMBLER MESSAGES

A description of all error and warning messages follows. The format of an error is:

****ERROR XXX-- YYYYY

Where XXX is the error message number and YYYYY is the line number of the previously encountered error. If YYYYY = 00000, this indicates that there is no previous error. The format of the warning messages is similar.

D.1 Error Messages

173 Invalid use of direct mode indicator

The direct mode indicator, "<", was specified in the indirect addressing mode (e.g., LDA <[VAR]).

174 Invalid auto-increment/decrement format

Single auto increment or decrement was specified in the indirect mode (e.g., LDA EX+3) or more than two minus or plus signs detected (e.g., LDA ----X).

175 Invalid index resister format

One of the accumulators "A", "B", or "D" was specified as the offset in the indexed mode, but was not followed by one of the index registers "S", "U", "X", or "Y" (e.g., LDA A,FCR).

176 Invalid expression for PSH/PUL

The immediate expression following one of the instructions PSHS, PULS, PSHU, or FULU contained sumbols defined with other than the REG directive (section 3.11), contained an operator other than "!+", or contained no symbols following the "#" (e.g., FSHU #\$FF; PSHS #REG1*REG2).

177 Incompatible register for PSH/FUL instruction

The register list for the FSHS/FULS instructions cannot contain the register "S", and the register list for the FSHU/FULU instructions cannot contain the register "U". The register list specified with the REG directive cannot contain both "S" and "U". In this case with the REG directive, the value assigned to the symbol will be the first "U" or "S" encountered (e.s., FSHS S).

Page D-01

Error Messades

1/0 Invalid register operand specification

Undefined resister name encountered in resister list, not exactly two resister names in resister list specification for TFR or EXG instructions; or no resister list specified for PSH/PUL instructions. Valid resister names are: A, B, CC, D, DP, FC, S, U, X, and Y. (e.s., TFR A, B, X; FULL Q)

179 Incompatible register pair

The resister pair of an EXG instruction was not the same size (i.e., two 16-bit resisters or two 8-bit resisters), or the resister pair specification of a TFR instruction indicated a transfer from an 8-bit resister to a 16-bit resister. The 8-bit resisters are A, B, CC, and DP. The 16-bit resisters are D, PC, S, U, X, and Y. (e.s., EXG X,A) TFR B,PC)

202 Label or op-code error

The label or op-code symbol does not begin with an alphabetic character or a period.

205 Label error

The statement label field is not terminated with a blank. This usually occurs if an invalid character is used in the label.

207 Undefined op-code

The symbol in the op-code field is not a valid op-code mnemonic, or directive.

208 Branch out of ranse

The operand resulted in an offset greater than 129 bytes forward or 126 bytes backward from the first byte of the branch instruction. This error also occurs when branching to an undefined symbol.

209 Illegal addressing mode

The specified addressing mode in the operand field is not valid with this instruction type.

210 Byte overflow -- operand too large

The operand's value exceeded 1 byte (8 bits). The most significant eight bits of the sixteen bit expression must be all zeroes or all ones for a one byte field.

211 Undefined symbol

APPENDIX D.1

The symbol never appears in a label field.

212 Directive operand error

A syntax error was detected in the operand field of a directive.

214 FCB directive syntax error

The structure of the FCB directive is syntactically incorrect.

215 FDB directive operand error

The structure of the FDB directive is syntactically incorrect.

216 Directive operand error

The directive's operand field is missing, terminated by an invalid terminator, or an expression in the operand field contains an invalid operator.

217 Option error

An option in the operand field of the OFT directive was undefined.

219 No END statement

The END directive was not found at the end of the last source file. The END directive is automatically supplied.

220 Phasing error

The value of the program counter during pass 1 and pass 2 for the same instruction is different.

221 Symbol table overflow

The symbol table has overflowed. This is a fatal error and terminates the assembly process during pass 1.

222 Reserved symbol used

One of the reserved symbols (A, E, D, CC, DF, X, Y, S, U, PC, and PCR) appeared in the label field or in the operand field of a statement. These symbols can only be

used in the operation field to modify the root mnemonic (A, E, or D) or in the operand field to specify indexed addressing (e.g., γX).

223 The directive must or must not have a label

Depending on the directive used, the label field must be blank or must contain a valid symbol.

226 Illegal parenthesis

The parentheses in an expression do not balance.

227 Too many digits in a numeric constant

An overflow in the numeric evaluation of a constant was detected. Also used if a sequence number is missing on a line in a file that has sequence numbers.

229 Invalid starting execution address

The starting execution address specified as the expression on the END statement is not within the range of the XDOS-loadable object file. This can happen since RME's at the beginning or end of the program are not included in the range of the program.

233 Symbol name too large

A symbol of more than 6 characters was encountered.

234 Multiple defined symbol

A reference was made to a multiple defined symbol.

235 Memory error

The OPT M option was used and the object code was soins to be written into non-existant memory or into contisuous memory belonsing to the assembler.

236 Program counter overflow

The program counter overflowed its maximum value of #FFFF.

237 Invalid terminator for sequence number

The character following a user-supplied sequence number was not a blank.

M6809 Assembler Reference Manual

Pase D-04

A page or listing line length was not within the allowed range.

244 Illegal page or listing line length

APPENDIX D.1

247 Invalid terminator for an operand

The character following the legal part of an operand is not a valid terminator (usually a carriage return or space). This error could occur if invalid indirect pairing: i.e. an operand has a "[" but no "]".

M6809 Assembler Reference Manual

Pase D-05

Warning messages

0.2 Warning messages

1 Long branch not required

A long branch instruction was used to branch to an address within the range -126 to +129. Although the long branch instruction could be changed to a short branch, it could result in other out-of-range short branches.

2 Extended addressing should be used

Direct addressing was forced by using the "<" indicator. However, the direct page pseudo register assigned by the SETDP directive (section 3.13) indicated that the extended mode should have been used.

3 Duplicate register specification

The same resister name was used more than once in a resister list. Resister "D" specified with either resister "A" or "B" sives this warning.

4 Possible SETDP expression error

The most significant byte of the expression in a SETDP directive was not zero. The direct page pseudo register is assigned the value of the least significant byte anyway.

6 Possible transfer error

The TFR instruction was used with a transfer from a 16-bit register to an 8-bit register. The result of such a transfer is to move the least significant byte of the 16-bit register to the 8-bit register.

AFPENDIX

E. ASSEMBLER OUTPUT FORMAT

All numeric information printed on the source listing is in hexadecimal, unless otherwise noted.

E.1 Listing Format

The M6809 assembler will automatically print user-supplied sequence numbers in the left margin if they appear in the source file.

COLUMN					
Sea #	No Sea	*	CONTENTS		
			ment your wind hade fairs fairs and		
1- <mark>5</mark>			User-supplied sequence numbers (decimal)		
7-11	1-5		Source line number; a five-digit decimal counter maintained by the assembler		
14-17	8-11		Current program counter		
19-20	13-14		First byte of machine operation code		
21-22	15-16		Second byte of op-code (if any)		
		For r	non-branch, non-indexed instructions :		
24-25	18-19		First byte of operand		
26-27	20-21		Second byte of operand (if any)		
		For	non-branch, indexed instructions :		
24-25	18-19	1 01 1	Index post-byte		
27-28	20-21		First byte of operand		
29-30	23-24		Second byte of operand (if any)		
		For	branch instructions :		
24-25	18-19	1.01	First bute of relative branch offset		
26-27	20-21		Second byte of offset (if any)		
29-32	23-26		Absolute address of destination		
		For	MABOO equivalent instructions :		
24-25	18-19		Second byte of translated instruction		
27-28	21-22		Third bute of instruction (if anw)		
29-30	23-24		Fourth byte of instruction (if any)		
		For	directives like ESZ, EQU, ORG, etc :		
29-32	23-26		Value of expression		

APPENDIX E.1

Listing Format

APPENDIX E.2

Cross Reference Format

If the symbol was undefined, the

34-39	28-33	Label field	E.2 Cross Reference	e Format
41-46	35-40	Operation field		14 June 2018 1010 1017 1017 1017 1017
47-54	41-48	Operand field; longer operands extend into the comment field	COLUMN	CONTENTS
56-132	50-132	Comment field	4-7	Hexadecimal value of symbol
			9-14	Symbol name
			16-?	Assembler-maintained source line numbers of symbol reference. The asterisk arrears after the line number of a symbol's definition.

APPENDIX

F. USING THE M6809 ABSOLUTE ASSEMBLER

The following section describes how to invoke the M6809 Absolute Assembler from an XDOS diskette. After the assembler has been invoked, it will display the following message :

M6809 ABSOLUTE ASSEMBLER 01.00 COFYRIGHT BY MOTOROLA 1979

to indicate the current version and revision number.

The M6809 Absolute Assembler is invoked from the XDOS command line as are other XDOS commands. The format of the command line is :

ASM <name 1>E,<name 2>,...,<name n>1 [;<options>]

where <name i> are the names of source files. Each source file name in the list of source files is in the standard XDOS file name format :

<filename> E.<suffix>] E:<logical unit number>]

The default values of "SA" and ."0" are used if suffix and losical unit number are not explicitly entered. Up to twenty file names can be accomodated by the assembler. If multiple source files are specified, only the last source file should contain the END directive. If an END directive is found in a file prior to the last one, the assembly will exclude any files after the END directive.

The <ortions> may be one or more of the options listed in the following table. All options except those that control the destination of the source listing, the destination of the object file, and the printing of error messades on the printer if no listing is desired, can be specified from within the source program with the OPT directive. Certain options are automatically used as a default condition. These conditions can be reversed or overridden by preceding the option letter by a minus sign (-). The following options are recognized by the assembler :

OPTION	DEFAULT	ATTRIBUTE CONTROLLED BY OFTION
G	G	Frinting of generated code from FCE, FCC, and FDB directives
L.,	I	Print source listing on line printer
L==	···· I	Frint source listing on console
L= <name></name>	, …L.	<pre>Frint source listing into dikette file <name> (default suffix is "AL",default logical unit is zero)</name></pre>
м	M	Frint error messages only on line printer

N=ddd,	N=72	Set printed line length to "ddd" (decimal)
0	0	Create object file with name <name 1=""> and suffix "LO" (absolute XDOS-</name>
		loadable) on same drive as <name 1=""> of command line</name>
O= <name>,</name>	0	Create object file with name <name></name>
F'=dd,	P=58	Set number of printed lines per page to "dd" (decimal)
S	-5	Frint symbol table
W	W	Print warning messages
×	X	Frint cross reference table
F≖dd, S W	P≕58 S ₩	Set number of printed lines per pa to "dd" (decimal) Frint symbol table Print warning messages

Certain options (L=, N=, O=, P=) require a terminating comma only if other options follow. Options are normally specified without any intervening blanks or separators. The options "L" and "M" are mutually exclusive.

Each symbol in the symbol table requires ten bytes of memory. However, if the cross reference option is specified, the symbol table requirements differ. In this case, an additional ten bytes are required by each symbol for every four references to that symbol.

Like other XDOS commands, the ASM command is sensitive to the CTL-F and CTL-W keys of the system console.

M6809 AESOLUTE ASSEMBLER PROBLEM REPORT

Date :

Name :

Address

Phone number :

Host system :

M6809 Assembler version number :

Froblem description :

Return this form to :

Motorola Semiconductors Microsystems Software Engineering 13, chemin de la voie-creuse 1211 - GENEVE 20 Switzerland

Include a listing of the mource program along with the source file on mini-diskette. Also include any other information that may be appropriate to the solution of the problem.