

408 504



5 702236 210059

1 SCHEMATICS
Level 1

2 SCHEMATICS
Level 2

3 SCHEMATICS
Level 3

4 RAM

5 CLOCK DISTRIBUTION
DELAY CALCULATIONS

6 PACKAGE PINOUT
SSO CALCULATIONS

7 POWER CONSUMPTION


8 CA302 DESIGN DOCUMENT

9 ES2 DESIGN SYSTEM

10 BUS ACCESS CONTROL LOGIC

6210

Bantex
DENMARK



33.33	MHz	$T/2 = 15$	ns	
32	MHz	$T/2 = 15.62$	ns	(+ 0.62 ns)
30	MHz	$T/2 = 16.67$	-	(+ 1.67 ns) ←
31	MHz	$T/2 = 16.13$	-	(+ 1.13 ns)

Nom:

$$RCLK + 3 \text{ ns}$$

$$TCLK + 5.3 \text{ ns} \quad (3 + 2.3)$$

Max: (+1.6 ns)

$$RCLK + 3 \text{ ns}$$

$$TCLK + 6.9 \text{ ns} \quad (3 + 2.3 + 1.6) \quad (-1 \text{ ns})$$

+ 5.9


Min: (-1.6)

$$RCLK + 3 \text{ ns}$$

$$TCLK + 3.7 \text{ ns} \quad (3 + 2.3 - 1.6)$$

0.7 - 2.9 -

2.3 |




$R \quad 3,0$
 $T \quad 5,5$

$\Delta = 2,5$

$$1,15 \times 6 = 6,9$$

$$1,15 \times 4 = 4,6$$

$$1,15 \times 2 = 2,3$$



AAJ/95-05-17

BUS CLOCK FREQUENCY

<u>BUS CLOCK</u>	<u>RCLK to</u> <u>x6</u>	<u>TCLK</u> <u>x4</u>	<u>x2</u>
33 MHz	6.92 ns	4.62 ns	2.30 ns
32 MHz	7.21 ns	4.81 ns	
31 MHz	7.44 ns	4.96 ns	
30 MHz	7.69 ns	5.13 ns	2.54 ns
29 MHz	7.96 ns	5.31 ns	
28 MHz	8.24 ns	5.49 ns	
35 MHz	6.59 ns	4.40 ns	2.20 ns

R to T clock delay

30 MHz : $T/2 = 16.67 \text{ ns}$

$\Delta R/T = 7.69 \text{ ns}$

RAM set-up = 8.98 ns ok (groensen)

33 MHz : $T/2 = 15 \text{ ns}$

$\Delta R/T = 4.62 \text{ ns}$

RAM set-up = 10.38 ns ok

RAM access = $15 + 4.62 = \underline{\underline{19.62 \text{ ns}}}$

33 MHz : $T/2 = 15 \text{ ns}$

$\Delta R/T = 6.92 \text{ ns}$

RAM set-up = 8.08 ns not ok


33 MHz : $T/2 = 15 \text{ ns}$

$\Delta R/T = 2.30 \text{ ns}$

RAM set-up = 12.7 ns ok


RAM access = $15 + 2.30 = \underline{\underline{17.30 \text{ ns}}}$

MIN. DELAYS



RCLK to TCLK 13 ns ok

MAX. DELAYS




MTBF 400-500 000 timer

33 MHz PROBLEM

1. TCLK / RCLK timing på bussiden?
2. Krad til RCLK / TCLK timing ved simulering af intervention response


Simple testopstilling med 1 CPU, hvor
BX10 genererer intervention requests.

INTERVENTION RESPONSE - INTERVENTION BUFFER READ



Set-up from ITBSEL to README - min. time from TBCLK ↑ to RBCLK ↓

RAM READ CYCLE



Til ohm.
cc: aaj

Paller til CPU300 og 1 uden den fancy rettelse:

/wd/mudv2/lbp/spc3/pal/cpu301/snoopa.jed til U138
/wd/mudv2/lbp/spc3/pal/cpu301/snoopb.jed til U139 og U141

Paller til CPU300 og 1 med den fancy rettelse:

/wd/mudv2/lbp/spc3/pal/cpu301/newa.jed til U138
/wd/mudv2/lbp/spc3/pal/cpu301/newb.jed til U139 og U141

CH = 48 07D
CH = 3DC0C

Lars

Til ohm.
cc: aaj

Paller til CPU300 og 1 uden den fancy rettelse:


/wd/mudv2/lbp/spc3/pal/cpu301/snoopa.jed til U138
/wd/mudv2/lbp/spc3/pal/cpu301/snoopb.jed til U139 og U141



Paller til CPU300 og 1 med den fancy rettelse:

/wd/mudv2/lbp/spc3/pal/cpu301/newa.jed til U138
/wd/mudv2/lbp/spc3/pal/cpu301/newb.jed til U139 og U141

Lars











Initials	Page
Date	Project







SCMDI[8:0]

SCMDO[8:0]





N_HPTENG
SCMDPOUT
SCMDPIN





SADPO[0:7]







Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	94-08-02
Issue 2	
Issue 3	


CPU AGENT - CA302
Host Port I/O Buffers

BCMDI [7:0]





BADO [63:0]


BADI [63:0]





dde		Dansk Data Elektronik A/S	
Issue 0	93-04-23	CPU AGENT - CA302	
Issue 1	94-08-02	Bus Port I/O Buffers	
Issue 2			
Issue 3			
























Read Response FIFO






Host Port A/D Multiplexer

HPOMUX




Host Port CMD/ID Multiplexer


HPCMDMX



Issue 0	93-04-23	CPU AGENT - CA302
Issue 1	94-09-18	Host Port Multiplexer
Issue 2		
Issue 3		



PADIN[63:0]



BPADIN[31:0]




Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
Processor A/D Buffers


[6:2]




Issue 0	93-04-23
Issue 1	CPU AGENT - CA302
Issue 2	External Interrupt
Issue 3	

File: cpa.24 Page: 24 of NN









[2:16], [6:0]


RAD[63:0]

DEBUGIN[15:0]



Issue 0	93-04-23	CPU AGENT - CA302	Page: 28 of NN
Issue 1		Debug Input Register	
Issue 2			
Issue 3			








dde

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
Local Write Addr Decoding
File: cpa.30 Page: 30 of NN





dde

Dansk Data Elektronik A/S

Issue 0 93-04-23

Issue 1 94-07-15

Issue 2

Issue 3

CPU AGENT - CA302


System Bus Transcv. Control

File: cpa.33

Page: 33 of NN

EXTADDR[35:0]

WRADR[35:0]



SEL64BYTES


SEL32BYTES

PWRCOMPL

LDPWRA

BITCLK

PRESET




N_PRSTB5

N_WRMATCH

dde Dansk Data Elektronik A/S			
Issue 0	93-04-23	CPU AGENT - CA302	
Issue 1	94-07-11	Write Address Comperator	
Issue 2			
Issue 3			




EXTADDR[35:0]
IUADR[35:0]



SEL64BYTES
SEL32BYTES
POTENT
SHRDFLG
FIUCOMPL
LDPIUA
N_PRSSTB5
BTCLK


EXTADDR [35:0]

PADIN [35:0]




LINKADR [19:5]


SEL64BYTES
SEL32BYTES



LINKHIT

dde		Dansk Data Elektronik A/S	
Issue 0	93-04-23	CPU AGENT - CA302	
Issue 1	94-07-27	Link Address Snooper	
Issue 2			
Issue 3		File: cpa.36 Page: 36 of NN	








Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
System Bus Command Decoding

File: cpa.38 Page: 38 of NN







dde

Dansk Data Elektronik A/S

Issue 0 93-04-23

CPU AGENT - CA302


Issue 1

Bus Intervention Termination

Issue 2


File: cpa.42


Page: 42 of NN



Issue 0	93-04-23	CPU AGENT - CA302
Issue 1		ADDRBUF
Issue 2		
Issue 3		


A[35:0]
B[35:0]
C[35:0]






Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	CPU AGENT - CA302
Issue 2	ADDRMUX
Issue 3	




A[35:0]
B[63:0]
C[63:0]



Dansk Data Elektronik A/S

Issue 0 93-04-23
Issue 1
Issue 2
Issue 3

CPU AGENT - CA302
Bus Adds/Data Multiplexer




Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	CPU AGENT - CA302
Issue 2	Bus Addr/Data Multiplexer
Issue 3	

Y[63:0]


B[63:0]




C[63:0]




Dansk Data Elektronik A/S


Issue 0	93-04-23	CPU AGENT - CA302
Issue 1		Bus Addr/Data Multiplexer
Issue 2		
Issue 3		









Issue 0	93-04-23
Issue 1	94-06-02
Issue 2	
Issue 3	









dde

Dansk Data Elektronik A/S


Issue 0	93-04-23	CPU AGENT - CA302
Issue 1	94-09-08	Bus Master Control - BMACTRL
Issue 2		
Issue 3		




Issue 0	93-04-23
Issue 1	CPU AGENT - CA302
Issue 2	Bus Master Control - BMACTRL
Issue 3	
File:	bmactrl.4
Page:	4 of 4




D[63:0]




DP[7:0]






Issue 0	93-04-23	CPU AGENT - CA302
Issue 1	94-07-18	Command FIFO - CMDFIFO
Issue 2		
Issue 3		





Dansk Data Elektronik A/S


Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
 Command FIFO - CMDFIFO
 File: cmdfifo.2 Page: 2 of 2





























NRID[8:7], NRID[5:4], NRID[2:0]
 CMD5, CMD[3:0]
































dde

Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	94-09-18
Issue 2	
Issue 3	

CPU AGENT - CA302

Host Port A/D Multiplexer


File: hpomux.9

Page: 9 of 11

EXD [63:0]

RRD [63:0]


DO [63:0]




SEXDB2

SEXDB3

dde		Dansk Data Elektronik A/S	
Issue 0	93-04-23	CPU AGENT - CA302	
Issue 1	94-09-18	Host Port A/D Multiplexer	
Issue 2			
Issue 3			
		File: hpomux.10	Page: 10 of 11



A[35:0]
RRD[63:0]
EXD[63:0]
SIR[6:2]
RIR[22:16], RIR[6:0]
DBI[15:0]
STA[31:16], STA[12:0]
IRC[15:0]




Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
ITRCNT Interrupt Counter

File: itrcnt.1 Page: 1 of 1

DB[31:16]
 DA[31:16]

Q[31:16]



F102
 F112
 LOADB
 LOADA
 CLK




Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
 ITRINF Register


Q(31:16)




Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	




CPU AGENT - CA302
I TRINIF Register



DO[63:0]




DI[63:0]




Dansk Data Elektronik A/S

Issue 0 93-04-23
 Issue 1
 Issue 2
 Issue 3

CPU AGENT - CA302
 Bus Output Register







dde

Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	94-09-18
Issue 2	
Issue 3	


CPU AGENT - CA302
Processor Interface Buffer





Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	94-05-10
Issue 2	
Issue 3	


CPU AGENT - CPA
Command Decoding








dde		Dansk Data Elektronik A/S	
Issue 0	93-04-23	CPU AGENT - CPA	
Issue 1	94-09-08	Proc Update Req State Mach	
Issue 2			
Issue 3		File: pemchnd.4 Page: 4 of 6	




PIUNLFY



Issue 0	93-04-23	CPU AGENT - CA302 Bus Interface Buffer
Issue 1	94-07-19	
Issue 2		
Issue 3		

DP[7:0]

D[63:0]





Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
Even Parity Generator

DO[63:0]





D[63:0]


DP[7:0]




Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
Processor Parity Checker



DI[63:0]




CD[8:0]



Dansk Data Elektronik A/S


Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
Even Parity Generator




dde


Issue 0	93-04-23
Issue 1	93-07-26
Issue 2	
Issue 3	










Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	








Issue 0	93-04-23	CPU AGENT - CA302 Write/Intervent Data Buffer
Issue 1	94-07-26	
Issue 2		
Issue 3		




SBO

ITVA[6:3]

RA[4:0]



RP[3:0]



F111

WIBRD

BCLK

F101

/ITBSEL

F103

WIBRD


BRCLK




LOW 0.95 H/L (..)

README






Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	




Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

DI[63:0]


/DO[63:0]




■ DEN1
 ■ DEN2
 ■ DEN3
 ■ DEN4



Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	






Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
CNT10 Decimal Counter

File: cnt10.1 Page: 1 of 1



Dansk Data Elektronik A/S

Issue 0 93-04-23

CPU AGENT - CA302


CNT10L Decimal Counter LSB

Issue 1


Issue 2

Issue 3


File: cnt10l.1 Page: 1 of 1




Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	



Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	





dde

Dansk Data Elektronik A/S

Issue 0 93-04-23

Issue 1


Issue 2

Issue 3


CPU AGENT - CA302


DREG5B 5-Bit D-register

File: dreg5b.1 Page: 1 of 1





Issue 0	94-05-29
Issue 1	
Issue 2	
Issue 3	






Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	







Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	



DDE				Dansk Data Elektronik A/S			
Issue 0	93-04-23	CPU AGENT - CA302		Issue 1	GRAYCNT Gray-Code Counter		File: graycnt.1 Page: 1 of 1
Issue 2				Issue 2			
Issue 3				Issue 3			





Issue 0	93-04-23	CPU AGENT - CA302 Sampling & Staging Registers
Issue 1	94-09-18	
Issue 2		
Issue 3		File: pinreg.1 Page:1 of 1

Data Sheet for Block dprwbuf

Generator : generate_1.4_11Jan94
Date/Time : 19 Jul 9:51:20 1994

Port A

Configuration : readOnly
Words : 32
Bits per word : 64

Port B

Configuration : writeOnly
Words : 32
Bits per word : 64

Aspect Ratio

Rows : 16
Columns : 128

Bist

: yes

Technology : ecpd07
Dimensions : 2806.00 x 549.60 (um x um) (without BIST)
Area : 1.54 sq. mm

powerA AC power, portA, VDD=5.0V, unloaded 3.10 mW/M
Hz
powerB AC power, portB, VDD=5.0V, unloaded 3.31 mW/M
Hz

ES2 DPRAM GENERATOR
Block : dprwbuf

Generator : generate_1.4_11Jan94
Date/Time : 19 Jul 9:51:20 1994

Parameter	Description	Min	Typ	Max	Mil
Port A : <i>Read - Port</i>					
mdlhA	Load dependant rise time	0.24	0.56	1.14	1.34 ns
/pF					
mdhlA	Load dependant fall time	0.19	0.44	0.90	1.06 ns
/pF					
tacca	Access time	1.80	4.23	8.61	10.15 ns
tcyCA	Cycle time	3.32	7.81	15.89	18.72 ns
tadsA	Address setup time	0.51	1.20	2.44	2.87 ns
tadhA	Address hold time	0.45	1.06	2.15	2.54 ns
tMEhA	MEA pulse width at high	0.49	1.16	2.37	2.79 ns
tMElA	MEA pulse width at low	0.51	1.20	2.44	2.87 ns
twdsA	data setup time	-	-	-	- ns
twdhA	data hold time	-	-	-	- ns
preA	min precharge (after Write)	-	-	-	- ns
trdsA	WE_A read pulse setup time	-	-	-	- ns
trdhA	WE_A read pulse hold time	-	-	-	- ns
tmpwA	min write (Write Cycle)	-	-	-	- ns
twpwA	min write (Read Modif Write)	-	-	-	- ns
twrsA	write setup time	-	-	-	- ns

Port B :

Write - Port

mdlhB	Load dependant rise time	-	-	-	-	ns
/pF						
mdhlB	Load dependant fall time	-	-	-	-	ns
/pF						
taccB	Access time	-	-	-	-	ns
tcycB	Cycle time	2.23	5.24	10.67	12.57	ns
tadsB	Address setup time	0.51	1.20	2.44	2.87	ns
tadhB	Address hold time	0.45	1.06	2.15	2.54	ns
twdsB	data setup time	0.54	1.28	2.60	3.06	ns
twdhB	data hold time	0.61	1.44	2.93	3.45	ns
tMEhB	MEB pulse width at high	-	-	-	-	ns
tMElB	MEB pulse width at low	-	-	-	-	ns
tpreB	min precharge (after Write)	0.82	1.94	3.95	4.66	ns
trdsB	WE_B read pulse setup time	-	-	-	-	ns
trdhB	WE_B read pulse hold time	-	-	-	-	ns
tmpwB	min write (Write Cycle)	1.05	2.48	5.05	5.96	ns
twpwB	min write (Read Modif Write)	-	-	-	-	ns
twrsB	write setup time	-	-	-	-	ns

Contentions :

tmcs	ME (write port) setup time	0.75	1.77	3.60	4.24	ns
tmch	ME (write port) hold time	0.80	1.89	3.84	4.53	ns
twcs	WE_ (write port) setup time	-	-	-	-	ns
twhc	WE_ (write port) hold time	-	-	-	-	ns
tdcs	data (write port) setup time	0.12	0.27	0.55	0.65	ns
tdch	data (write port) hold time	1.20	2.83	5.76	6.79	ns

BIST or FIFO related :

mclh	Addr. counter load dep. rise	0.40	0.95	1.93	2.28	ns
/pF						
mchl	Addr. counter load dep. fall	0.31	0.72	1.47	1.73	ns
/pF						
tctr	Addr. counter output time	0.91	2.14	4.35	5.13	ns
tcsu	Addr. counter setup time	1.00	2.35	4.78	5.64	ns
tmlh	ME hold time to CLRZ end	0.88	2.08	4.23	4.99	ns
treca	CLRZ minimum low time	1.50	3.53	7.18	8.46	ns
trecb	CLRZ minimum low time	1.50	3.53	7.18	8.46	ns

Data Sheet for Block dprread
Used as core cell in Block fiforead_bst

Generator : generate_1.4_11Jan94
Date/Time : 19 Jul 10: 7:32 1994

Port A

Configuration : readOnly
Words : 16
Bits per word : 64

Port B

Configuration : writeOnly
Words : 16
Bits per word : 64

Aspect Ratio

Rows : 8
Columns : 128

Bist : yes

Technology : ecpd07
Dimensions : 2793.20 x 402.40 (um x um) (without BIST)
Area : 1.12 sq. mm

pconA	Power consumption, port A, typ case	2.54	mW
/MHz			
pconB	Power consumption, port B, typ case	2.75	mW
/MHz			

ES2 FIFO GENERATOR
Block : dprread

Generator : generate_1.4_11Jan94
Date/Time : 19 Jul 10: 7:32 1994

Parameter	Description	Min	Typ	Max	Mil
Port A :					
mdlhA	Load dependant rise time	0.24	0.56	1.14	1.34 ns
/pF					
mdhlA	Load dependant fall time	0.19	0.44	0.90	1.06 ns
/pF					
tacca	Access time	1.76	4.13	8.41	9.91 ns
tcyCA	Cycle time	3.27	7.69	15.65	18.45 ns
tadsA	Address setup time	0.51	1.20	2.45	2.88 ns
tadhA	Address hold time	0.44	1.04	2.12	2.50 ns
tMEhA	MEA pulse width at high	0.48	1.13	2.30	2.71 ns
tMElA	MEA pulse width at low	0.51	1.20	2.44	2.87 ns

Port B :

tcyCB	Cycle time	2.00	4.70	9.57	11.27 ns
tadsB	Address setup time	0.51	1.20	2.45	2.88 ns
tadhB	Address hold time	0.44	1.04	2.12	2.50 ns
twdsB	data setup time	0.47	1.11	2.26	2.67 ns
twdhB	data hold time	0.61	1.43	2.91	3.43 ns
tpreB	min precharge (after Write)	0.69	1.62	3.30	3.89 ns
tmpwB	min write (Write Cycle)	1.00	2.36	4.81	5.66 ns

Contentions :

tmcs	ME (write port) setup time	0.73	1.73	3.52	4.15 ns
tmch	ME (write port) hold time	0.77	1.82	3.71	4.37 ns
tdcs	data (write port) setup time	0.12	0.27	0.55	0.65 ns
tdch	data (write port) hold time	1.17	2.76	5.61	6.61 ns

FIFO related :

mclh	Addr. counter load dep. rise	0.40	0.95	1.93	2.28 ns
/pF					
mchl	Addr. counter load dep. fall	0.31	0.72	1.47	1.73 ns
/pF					
tctr	Addr. counter output time	0.90	2.11	4.29	5.06 ns
tcsu	Addr. counter setup time	1.00	2.35	4.78	5.64 ns
tmlh	ME hold time to CLRZ end	0.88	2.08	4.23	4.99 ns
treca	CLRZ minimum low time	1.27	2.98	6.07	7.15 ns
trecb	CLRZ minimum low time	1.27	2.98	6.07	7.15 ns

CA302 POST-LAYOUT DELAYSRCLK to BRCLK1 : \uparrow 3.2 ns , \downarrow 3.6 nsto BRCLK2 : \uparrow 3.3 ns , \downarrow 3.7 nsTCLK to BTCLK : \uparrow 3.0 ns , \downarrow 3.6 nsTCLK to VAL0 : \uparrow 7.3 ns , \downarrow 7.3 ns

TCLK to P000 :
 $Z \rightarrow H = 10.1$ ns
 $H \rightarrow L = 8.2$ ns
 $L \rightarrow Z = 9.1$ ns

P010 :
 $Z \rightarrow L = 9.8$ ns
 $L \rightarrow H = 8.0$ - , $H \rightarrow L = 8.2$ ns
 $L \rightarrow Z = 9.1$ -

P150 :
 $Z \rightarrow L = 9.8$ ns
 $L \rightarrow H = 8.6$ -
 $H \rightarrow Z = 9.7$ -

P310 ;
 $Z \rightarrow L = 9.8$ ns
 $L \rightarrow H = 8.0$ -
 $H \rightarrow L = 8.2$ -
 $L \rightarrow Z = 9.1$ -

P470 :
 $Z \rightarrow L = 9.8$ ns
 $L \rightarrow H = 8.9$ -
 $H \rightarrow L = 8.9$ -
 $L \rightarrow Z = 9.1$ -

P630 :
 $Z \rightarrow L = 9.8$ ns
 $L \rightarrow H = 8.2$ -
 $H \rightarrow Z = 9.7$ -

B000 to BADIO : \uparrow 0.6 ns , \downarrow 1.2 ns

RBCK to BRBCLK 1: \uparrow 3.5 ns, \downarrow 3.8 ns

to BRBCLK 2: \uparrow 3.0 ns, \downarrow 3.4 ns

TBCK to BTBCLK: \uparrow 2.9 ns, \downarrow 3.6 ns

TBCK to AVAO: $Z \rightarrow H = 9.3$ ns
 $H \rightarrow L = 8.5$ -
 $L \rightarrow Z = 8.5$ -

DVAO: $Z \rightarrow L = 9.0$ ns
 $L \rightarrow H = 8.5$ -
 $H \rightarrow L =$
 $H \rightarrow Z = 8.5$ -

B000: $Z \rightarrow H = 9.3$ ns
 $H \rightarrow L = 8.0$ -
 $Z \rightarrow L = 8.7$ -
 $L \rightarrow H = 7.9$ - , $L \rightarrow Z = 8.0$ ns

B010: $Z \rightarrow L = 8.7$ ns
 $L \rightarrow H = 7.8$ -
 $H \rightarrow L = 8.0$ -
 $L \rightarrow Z = 8.0$ -
 $Z \rightarrow H = 9.0$ -

B150: $Z \rightarrow L = 8.7$ ns
 $L \rightarrow H = 7.8$ -
 $H \rightarrow Z = 8.0$ -

B630: $Z \rightarrow L = 8.7$ ns
 $L \rightarrow H = 8.5$ -
 $H \rightarrow L = 8.5$ -
 $L \rightarrow Z = 7.9$ -

P000 to SADIO: \uparrow 0.6 ns, \downarrow 1.3 ns

CA302 DELAYS - MAX SIM

CA302 DELAYS - MAX. - 25 NS SIMRCLK to BRCLK1 : \uparrow 1.8 ns , \downarrow 2.5 ns (1.2/1.6)to BRCLK2 : \uparrow 1.7 ns , \downarrow 2.4 ns (1.2/1.5)TCLK to BTCLK : \uparrow 2.8 ns , \downarrow 3.5 ns (1.5/1.7)P000 to SADIO : \uparrow 0.4 ns , \downarrow 1.1 nsWRITE / INTV BUFFER - WRITEBRCLK2 to WRTHM : \uparrow 1.2 ns , \downarrow 1.5 nsBTCLK to WAO : \uparrow 2.7 ns , \downarrow 2.6 nsBTCLK to DIO (RAM) : \uparrow 2.7 ns , \downarrow 2.6 nsRAM addr set-up : \uparrow 4.3 ns , \downarrow 4.4 ns (2.44 ns)RAM addr hold : \uparrow 20.7 ns \downarrow 20.6 ns (2.15 ns)RAM data set-up : \downarrow 16.5 ns (2.6 ns)RAM data hold : \downarrow 8.5 ns (2.93 ns)

SYSTEM BUS CLOCKS

RBCLK to BRBCLK1 : \uparrow 1.8 ns , \downarrow 2.5 ns (1.3/1.5)
BRBCLK2 : \uparrow 1.8 ns , \downarrow 2.4 ns (1.2/1.4)
TBCK to BTBCLK : \uparrow 2.7 ns , \downarrow 3.3 ns (1.5/1.8)

WRITE / INTU BUFFER - READ

BRBCLK2 to README : \uparrow 1.2 ns , \downarrow 1.3 ns
BTBCLK to RAO : \uparrow 2.1 ns , \downarrow 2.1 ns
RAM addr set-up : \uparrow 5.0 ns , \downarrow 5.0 ns (2.44 ns)
RAM addr hold : \uparrow 20.0 ns , \downarrow 20.0 ns (2.15 ns)
README to DOO : \uparrow 8.7 ns , \downarrow 8.7 ns (8.61 ns)

SYSTEM BUS

BTBCLK to N_BPTEN1 : \downarrow 3.9 ns , \uparrow 3.8 ns
BTBCLK to (BPTEN1) : \uparrow 3.2 ns , \downarrow 3.0 ns
BTBCLK to B000 : \uparrow 6.1 ns (EN) , \downarrow 5.0 ns
TBCK to AVAO : \uparrow 8.5 ns , \downarrow 7.7 ns , \uparrow 7.4 ns
DVAO : \downarrow 8.2 ns , \uparrow 7.5 ns , \downarrow 7.4 ns

AAJ/94-08-08

CA302 DELAYS - MAX SIM

READ RESPONSE BUFFER - WRITE

BRBCLK2 to WRTME: \uparrow 1.2 ns ; \downarrow 1.5 ns

BTRCLK to WAO: \uparrow 2.6 ns ; \downarrow 2.5 ns

BTRCLK to DIO (RAM): \uparrow 2.6 ns ; \downarrow 2.5 ns

RAM addr set-up: \uparrow 4.5 ns ; \downarrow 4.6 ns

RAM addr hold: \uparrow 20.5 ns ; \downarrow 20.4 ns

RAM data set-up: \uparrow 16.7 ns ; \downarrow 16.8 ns

RAM data hold: \downarrow 8.2 ns

READ RESPONSE BUFFER - READ

BRCLK2 to README: \uparrow 1.1 ns ; \downarrow 1.4 ns

BTCLK to RAO: \uparrow 2.6 ns ; \downarrow 2.5 ns

RAM addr. set-up: \uparrow 4.4 ns ; \downarrow 4.4 ns

RAM addr hold: \uparrow 20.5 ns ; \downarrow 20.6 ns

README to D00: \uparrow 8.5 ns ; \downarrow 8.5 ns

BTCLK to (HPTEN1): \uparrow 2.2 ns ; \downarrow 2.1 ns

BTCLK to N-HPTEN1: \downarrow 4.8 ns ; \uparrow 4.9 ns

BTCLK to P000: \uparrow 7.0 ns (E); \downarrow 4.9 ns , \uparrow 6.1 ns (D)

DESIGN NOTE

Name:	CA302 Pin Assignment
Date:	94-08-02
Author:	aaj
Version:	4.0
Document:	design note 6

Contents	page
1 CA302 PIN ASSIGNMENTS	2
2 GND and VDD CALCULATIONS	6

1 CA302 PIN ASSIGNMENTS

<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>LOAD</u> <u>pF</u>	<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>LOAD</u> <u>pF</u>
1	BC60	IOS1G	80	31	VDD	PWRCO	
2	BC50	IOS1G	80	32	B470	IOS1G	80
3	BC40	IOS1G	80	33	B460	IOS1G	80
4	BC30	IOS1G	80	34	B450	IOS1G	80
5	VDD	PWRPY		35	B440	IOS1G	80
6	BC20	IOS1G	80	36	B430	IOS1G	80
7	BC10	IOS1G	80	37	B420	IOS1G	80
8	BC00	IOS1G	80	38	B410	IOS1G	80
9	BP70	IOS1G	80	39	B400	IOS1G	80
10	B630	IOS1G	80	40	GND	GNDPY	
11	B620	IOS1G	80	41	BP40	IOS1G	80
12	B610	IOS1G	80	42	B390	IOS1G	80
13	B600	IOS1G	80	43	B380	IOS1G	80
14	B590	IOS1G	80	44	B370	IOS1G	80
15	B580	IOS1G	80	45	B360	IOS1G	80
16	GND	GNDPY		46	B350	IOS1G	80
17	B570	IOS1G	80	47	B340	IOS1G	80
18	B560	IOS1G	80	48	B330	IOS1G	80
19	BP60	IOS1G	80	49	B320	IOS1G	80
20	B550	IOS1G	80	50	BP30	IOS1G	80
21	B540	IOS1G	80	51	VDD	PWRPY	
22	B530	IOS1G	80	52	B310	IOS1G	80
23	B520	IOS1G	80	53	B300	IOS1G	80
24	B510	IOS1G	80	54	B290	IOS1G	80
25	B500	IOS1G	80	55	B280	IOS1G	80
26	B490	IOS1G	80	56	B270	IOS1G	80
27	VDD	PWRPY		57	B260	IOS1G	80
28	B480	IOS1G	80	58	B250	IOS1G	80
29	BP50	IOS1G	80	59	B240	IOS1G	80
30	GND	GNDCO		60	BP20	IOS1G	80

<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>LOAD</u> <u>pF</u>	<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>LOAD</u> <u>pF</u>
61	B230	IOS1G	80	91	VDD	PWRCO	
62	GND	GNDPY		92	P000	IOS1G	50
63	B220	IOS1G	80	93	P010	IOS1G	50
64	B210	IOS1G	80	94	P020	IOS1G	50
65	B200	IOS1G	80	95	P030	IOS1G	50
66	B190	IOS1G	80	96	P040	IOS1G	50
67	B180	IOS1G	80	97	VDD	PWRPY	
68	B170	IOS1G	80	98	P050	IOS1G	50
69	B160	IOS1G	80	99	P060	IOS1G	50
70	BP10	IOS1G	80	100	P070	IOS1G	50
71	B150	IOS1G	80	101	PP00	IOS1G	50
72	B140	IOS1G	80	102	P080	IOS1G	50
73	VDD	PWRPY		103	P090	IOS1G	50
74	B130	IOS1G	80	104	P100	IOS1G	50
75	B120	IOS1G	80	105	P110	IOS1G	50
76	B110	IOS1G	80	106	P120	IOS1G	50
77	B100	IOS1G	80	107	P130	IOS1G	50
78	B090	IOS1G	80	108	GND	GNDPY	
79	B080	IOS1G	80	109	P140	IOS1G	50
80	BP00	IOS1G	80	110	P150	IOS1G	50
81	B070	IOS1G	80	111	PP10	IOS1G	50
82	B060	IOS1G	80	112	P160	IOS1G	50
83	B050	IOS1G	80	113	P170	IOS1G	50
84	GND	GNDPY		114	P180	IOS1G	50
85	B040	IOS1G	80	115	P190	IOS1G	50
86	B030	IOS1G	80	116	P200	IOS1G	50
87	B020	IOS1G	80	117	P210	IOS1G	50
88	B010	IOS1G	80	118	P220	IOS1G	50
89	B000	IOS1G	80	119	VDD	PWRPY	
90	GND	GNDCO		120	P230	IOS1G	50

LOAD				LOAD			
<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>pF</u>	<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>pF</u>
121	PP20	IOS1G	50	151	VDD	PWRCO	
122	P240	IOS1G	50	152	PP50	IOS1G	50
123	P250	IOS1G	50	153	P480	IOS1G	50
124	P260	IOS1G	50	154	GND	GNDPY	
125	P270	IOS1G	50	155	P490	IOS1G	50
126	P280	IOS1G	50	156	P500	IOS1G	50
127	P290	IOS1G	50	157	P510	IOS1G	50
128	P300	IOS1G	50	158	P520	IOS1G	50
129	P310	IOS1G	50	159	P530	IOS1G	50
130	GND	GNDPY		160	P540	IOS1G	50
131	PP30	IOS1G	50	161	P550	IOS1G	50
132	P320	IOS1G	50	162	PP60	IOS1G	50
133	P330	IOS1G	50	163	P560	IOS1G	50
134	P340	IOS1G	50	164	P570	IOS1G	50
135	P350	IOS1G	50	165	VDD	PWRPY	
136	P360	IOS1G	50	166	P580	IOS1G	50
137	P370	IOS1G	50	167	P590	IOS1G	50
138	P380	IOS1G	50	168	P600	IOS1G	50
139	P390	IOS1G	50	169	P610	IOS1G	50
140	PP40	IOS1G	50	170	P620	IOS1G	50
141	VDD	PWRPY		171	P630	IOS1G	50
142	P400	IOS1G	50	172	PP70	IOS1G	50
143	P410	IOS1G	50	173	PC00	IOS1G	50
144	P420	IOS1G	50	174	PC10	IOS1G	50
145	P430	IOS1G	50	175	PC20	IOS1G	50
146	P440	IOS1G	50	176	GND	GNDPY	
147	P450	IOS1G	50	177	PC30	IOS1G	50
148	P460	IOS1G	50	178	PC40	IOS1G	50
149	P470	IOS1G	50	179	PC50	IOS1G	50
150	GND	GNDCO		180	PC60	IOS1G	50

LOAD				LOAD			
<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>pF</u>	<u>PIN</u>	<u>SIGNAL</u>	<u>BUFFER</u>	<u>pF</u>
181	PC70	IOS1G	50	211	VDD	PWRCO	
182	PC80	IOS1G	50	212	POS3	IPS8G	
183	PCPO	IOS1G	50	213	POS2	IPS8G	
184	VALO	OPS1T	25	214	POS1	IPS8G	
185	EXRQ	OPS1T	25	215	POS0	IPS8G	
186	RRDY	OPS1T	25	216	LCAL	IPS8G	
187	VDD	PWRPY		217	RBCK	IPS8G	
188	WRDY	OPS1T	25	218	TBCK	IPS8G	
189	IACK	OPS1T	25	219	GND	CKBUF25	
190	IERR	OPS1T	25	220	VDD	CKBUF25	
191	SACK	OPS1T	25	221	SHIT	IPS8G	
192	ITRO	OPS0T	25	222	RSET	IPS8G	
193	ITR1	OPS0T	25	223	TAKI	IPS8G	
194	LMP0	OPS0T	25	224	ITVI	IPS8G	
195	LMP1	OPS0T	25	225	SHRI	IPS8G	
196	GND	GNDPY		226	BSYI	IPS8G	
197	VALI	IPS8I		227	BAGR	IPS8G	
198	RELS	IPS8I		228	BARQ	OPS1T	25
199	INRQ	IPS8I		229	BOOT	OPS1T	25
200	SREQ	IPS8G		230	BPER	OPS1T	25
201	TREF	IPS8G		231	ITVO	OPS1T	25
202	PCEN	IPS8G		232	GND	GNDPY	
203	RCLK	IPS8G		233	SHRO	OPS1T	25
204	TCLK	IPS8G		234	BSYO	OPS1T	25
205	GND	CKBUF25		235	DVAI	IPS8G	
206	VDD	CKBUF25		236	DVAO	OPS1V	80
207	IOMD	IPS8G		237	AVAI	IPS8G	
208	SPS1	IPS8G		238	AVAO	OPS1V	80
209	SPS0	IPS8G		239	BCPO	IOS1G	80
210	GND	GNDCO		240	BC70	IOS1G	80

2 GND and VDD CALCULATIONS

Input buffer pads:	IPS8G:	24	
	IPS8T:	3	
Output buffer pads:	OPS0T:	4	
	OPS1T:	13	
	OPS1V:	2	
Bidirectional buffer pads:	IOS1G:	163	
Core power pads:	PWRCO:	4	
	GNDCO:	4	
I/O power pads:	PWRPY:	9	
	GNDPY:	10	
Clock buffer pads (CKBUF25):	VDD:	2	
	GND:	2	

Total no. of pads		240	

Core Power:

Required no. of PWRCO/GNDCO pad pairs: $240/64 = 3.75$

I/O Power:

I/O current:	OPS0T:	4 x 2.75 =	11.0 mA	
	OPS1T:	13 x 5.5 =	71.5 -	
	OPS1V:	2 x 5.5 =	11.0 -	
	IOS1G:	163 x 5.5 =	896.5 -	

Total I/O current 990.0 mA

10R 2G *1344.8*

1.438.25

Required no. of PWRPY/GNDPY pairs: $990/110 = 9$

10 *13*

PlacePad : BOTTOM , Pad : \$5I529
PlacePad : BOTTOM , Pad : \$5I530
PlacePad : BOTTOM , Pad : \$5I531
PlacePad : BOTTOM , Pad : \$5I532
PlacePad : BOTTOM , Pad : \$1I96
PlacePad : BOTTOM , Pad : \$2I381
PlacePad : BOTTOM , Pad : \$2I378
PlacePad : BOTTOM , Pad : \$2I384
PlacePad : BOTTOM , Pad : \$5I576
PlacePad : BOTTOM , Pad : \$5I567
PlacePad : BOTTOM , Pad : \$2I445
PlacePad : BOTTOM , Pad : \$2I441
PlacePad : BOTTOM , Pad : \$2I442
PlacePad : BOTTOM , Pad : \$2I355
PlacePad : BOTTOM , Pad : \$5I572
PlacePad : BOTTOM , Pad : \$9I625
PlacePad : BOTTOM , Pad : \$9I624
PlacePad : BOTTOM , Pad : \$1I107
PlacePad : BOTTOM , Pad : \$1I105
PlacePad : BOTTOM , Pad : \$9I629
PlacePad : BOTTOM , Pad : \$9I628
PlacePad : BOTTOM , Pad : \$9I627
PlacePad : BOTTOM , Pad : \$9I626
PlacePad : BOTTOM , Pad : \$9I630
PlacePad : BOTTOM , Pad : \$6I421
PlacePad : BOTTOM , Pad : \$6I423
PlacePad : BOTTOM , Pad : \$6I353
PlacePad : BOTTOM , Pad : \$6I428
PlacePad : BOTTOM , Pad : \$9I619
PlacePad : BOTTOM , Pad : \$6I437
PlacePad : BOTTOM , Pad : \$6I432
PlacePad : BOTTOM , Pad : \$6I427
PlacePad : BOTTOM , Pad : \$6I446
PlacePad : BOTTOM , Pad : \$9I603
PlacePad : BOTTOM , Pad : \$9I602
PlacePad : BOTTOM , Pad : \$6I441
PlacePad : BOTTOM , Pad : \$9I612
PlacePad : BOTTOM , Pad : \$6I449
PlacePad : BOTTOM , Pad : \$1I109
PlacePad : BOTTOM , Pad : \$6I452
PlacePad : BOTTOM , Pad : \$6I442
PlacePad : BOTTOM , Pad : \$6I379
PlacePad : BOTTOM , Pad : \$6I376
PlacePad : BOTTOM , Pad : \$6I359
PlacePad : BOTTOM , Pad : \$6I358
PlacePad : BOTTOM , Pad : \$6I419
PlacePad : BOTTOM , Pad : \$6I412
PlacePad : RIGHT , Pad : \$6I411
PlacePad : RIGHT , Pad : \$6I410
PlacePad : RIGHT , Pad : \$6I408
PlacePad : RIGHT , Pad : \$6I406
PlacePad : RIGHT , Pad : \$1I79
PlacePad : RIGHT , Pad : \$6I404
PlacePad : RIGHT , Pad : \$6I402
PlacePad : RIGHT , Pad : \$6I400
PlacePad : RIGHT , Pad : \$9I593
PlacePad : RIGHT , Pad : \$8I544
PlacePad : RIGHT , Pad : \$8I543
PlacePad : RIGHT , Pad : \$8I542
PlacePad : RIGHT , Pad : \$8I541
PlacePad : RIGHT , Pad : \$8I532
PlacePad : RIGHT , Pad : \$8I531
PlacePad : RIGHT , Pad : \$1I80
PlacePad : RIGHT , Pad : \$8I530

PlacePad : RIGHT , Pad : \$8I529
PlacePad : RIGHT , Pad : \$9I592
PlacePad : RIGHT , Pad : \$8I520
PlacePad : RIGHT , Pad : \$8I519
PlacePad : RIGHT , Pad : \$8I518
PlacePad : RIGHT , Pad : \$8I517
PlacePad : RIGHT , Pad : \$8I508
PlacePad : RIGHT , Pad : \$8I507
PlacePad : RIGHT , Pad : \$8I506
PlacePad : RIGHT , Pad : \$1I82
PlacePad : RIGHT , Pad : \$8I505
PlacePad : RIGHT , Pad : \$9I591
PlacePad : RIGHT , Pad : \$1I75
PlacePad : RIGHT , Pad : \$1I71
PlacePad : RIGHT , Pad : \$8I496
PlacePad : RIGHT , Pad : \$8I495
PlacePad : RIGHT , Pad : \$8I494
PlacePad : RIGHT , Pad : \$8I493
PlacePad : RIGHT , Pad : \$8I484
PlacePad : RIGHT , Pad : \$8I483
PlacePad : RIGHT , Pad : \$8I482
PlacePad : RIGHT , Pad : \$8I481
PlacePad : RIGHT , Pad : \$1I85
PlacePad : RIGHT , Pad : \$9I590
PlacePad : RIGHT , Pad : \$8I472
PlacePad : RIGHT , Pad : \$8I471
PlacePad : RIGHT , Pad : \$8I470
PlacePad : RIGHT , Pad : \$8I469
PlacePad : RIGHT , Pad : \$8I460
PlacePad : RIGHT , Pad : \$8I459
PlacePad : RIGHT , Pad : \$8I458
PlacePad : RIGHT , Pad : \$8I457
PlacePad : RIGHT , Pad : \$9I581
PlacePad : RIGHT , Pad : \$1I83
PlacePad : RIGHT , Pad : \$7I544
PlacePad : RIGHT , Pad : \$7I543
PlacePad : RIGHT , Pad : \$7I542
PlacePad : RIGHT , Pad : \$7I541
PlacePad : RIGHT , Pad : \$7I532
PlacePad : RIGHT , Pad : \$7I531
PlacePad : RIGHT , Pad : \$7I530
PlacePad : RIGHT , Pad : \$7I529
PlacePad : RIGHT , Pad : \$9I580
PlacePad : TOP , Pad : \$7I520
PlacePad : TOP , Pad : \$1I86
PlacePad : TOP , Pad : \$7I519
PlacePad : TOP , Pad : \$7I518
PlacePad : TOP , Pad : \$7I517
PlacePad : TOP , Pad : \$7I508
PlacePad : TOP , Pad : \$7I507
PlacePad : TOP , Pad : \$7I506
PlacePad : TOP , Pad : \$7I505
PlacePad : TOP , Pad : \$9I579
PlacePad : TOP , Pad : \$7I496
PlacePad : TOP , Pad : \$7I495
PlacePad : TOP , Pad : \$1I84
PlacePad : TOP , Pad : \$7I494
PlacePad : TOP , Pad : \$7I493
PlacePad : TOP , Pad : \$7I484
PlacePad : TOP , Pad : \$7I483
PlacePad : TOP , Pad : \$7I482
PlacePad : TOP , Pad : \$7I481
PlacePad : TOP , Pad : \$9I578
PlacePad : TOP , Pad : \$7I472

PlacePad : TOP , Pad : \$7I471
PlacePad : TOP , Pad : \$7I470
PlacePad : TOP , Pad : \$1I87
PlacePad : TOP , Pad : \$7I469
PlacePad : TOP , Pad : \$7I460
PlacePad : TOP , Pad : \$7I459
PlacePad : TOP , Pad : \$7I458
PlacePad : TOP , Pad : \$7I457
PlacePad : TOP , Pad : \$1I76
PlacePad : TOP , Pad : \$1I72
PlacePad : TOP , Pad : \$3I457
PlacePad : TOP , Pad : \$3I460
PlacePad : TOP , Pad : \$3I462
PlacePad : TOP , Pad : \$3I464
PlacePad : TOP , Pad : \$3I466
PlacePad : TOP , Pad : \$1I89
PlacePad : TOP , Pad : \$3I468
PlacePad : TOP , Pad : \$3I470
PlacePad : TOP , Pad : \$3I472
PlacePad : TOP , Pad : \$5I543
PlacePad : TOP , Pad : \$3I474
PlacePad : TOP , Pad : \$3I476
PlacePad : TOP , Pad : \$3I478
PlacePad : TOP , Pad : \$3I480
PlacePad : TOP , Pad : \$3I482
PlacePad : TOP , Pad : \$3I484
PlacePad : TOP , Pad : \$1I88
PlacePad : TOP , Pad : \$3I486
PlacePad : TOP , Pad : \$3I488
PlacePad : TOP , Pad : \$5I544
PlacePad : TOP , Pad : \$3I489
PlacePad : TOP , Pad : \$3I491
PlacePad : TOP , Pad : \$3I493
PlacePad : TOP , Pad : \$3I495
PlacePad : TOP , Pad : \$3I497
PlacePad : TOP , Pad : \$3I499
PlacePad : TOP , Pad : \$3I501
PlacePad : TOP , Pad : \$1I90
PlacePad : TOP , Pad : \$3I503
PlacePad : LEFT , Pad : \$5I545
PlacePad : LEFT , Pad : \$3I506
PlacePad : LEFT , Pad : \$3I508
PlacePad : LEFT , Pad : \$3I510
PlacePad : LEFT , Pad : \$3I512
PlacePad : LEFT , Pad : \$3I514
PlacePad : LEFT , Pad : \$3I516
PlacePad : LEFT , Pad : \$3I518
PlacePad : LEFT , Pad : \$3I520
PlacePad : LEFT , Pad : \$1I93
PlacePad : LEFT , Pad : \$5I546
PlacePad : LEFT , Pad : \$4I457
PlacePad : LEFT , Pad : \$4I460
PlacePad : LEFT , Pad : \$4I462
PlacePad : LEFT , Pad : \$4I464
PlacePad : LEFT , Pad : \$4I466
PlacePad : LEFT , Pad : \$4I468
PlacePad : LEFT , Pad : \$4I470
PlacePad : LEFT , Pad : \$4I472
PlacePad : LEFT , Pad : \$5I555
PlacePad : LEFT , Pad : \$1I91
PlacePad : LEFT , Pad : \$4I486
PlacePad : LEFT , Pad : \$4I484
PlacePad : LEFT , Pad : \$4I482
PlacePad : LEFT , Pad : \$4I480

PlacePad : LEFT , Pad : \$4I478
PlacePad : LEFT , Pad : \$4I476
PlacePad : LEFT , Pad : \$4I474
PlacePad : LEFT , Pad : \$4I518
PlacePad : LEFT , Pad : \$1I106
PlacePad : LEFT , Pad : \$1I104
PlacePad : LEFT , Pad : \$5I556
PlacePad : LEFT , Pad : \$4I487
PlacePad : LEFT , Pad : \$1I94
PlacePad : LEFT , Pad : \$4I489
PlacePad : LEFT , Pad : \$4I491
PlacePad : LEFT , Pad : \$4I493
PlacePad : LEFT , Pad : \$4I495
PlacePad : LEFT , Pad : \$4I497
PlacePad : LEFT , Pad : \$4I499
PlacePad : LEFT , Pad : \$4I501
PlacePad : LEFT , Pad : \$5I557
PlacePad : LEFT , Pad : \$4I503
PlacePad : LEFT , Pad : \$4I505
PlacePad : LEFT , Pad : \$1I92
PlacePad : LEFT , Pad : \$4I507
PlacePad : LEFT , Pad : \$4I509
PlacePad : LEFT , Pad : \$4I511
PlacePad : LEFT , Pad : \$4I513
PlacePad : LEFT , Pad : \$4I515
PlacePad : LEFT , Pad : \$4I521
PlacePad : LEFT , Pad : \$5I558
PlacePad : LEFT , Pad : \$2I388
PlacePad : LEFT , Pad : \$2I392
PlacePad : LEFT , Pad : \$2I393
PlacePad : LEFT , Pad : \$1I95
PlacePad : LEFT , Pad : \$2I394
PlacePad : LEFT , Pad : \$2I395
PlacePad : LEFT , Pad : \$2I396
PlacePad : LEFT , Pad : \$2I397
DieSize : 1212596 1212596

Total transistor equivalent \rightarrow ~~90195~~ 91506

No. of gates : $90195/4 = 22549 \sim 22550$ gates
 $91506/4 = 22877 \sim 22880$

WRITE / INTERVENTION BUFFER

Absolut worst-case er 10 MHz input (Port B) og 10 MHz output (port A), da A og B aldrig er aktive samtidig.

Port A:	$3.10 \text{ mW/MHz} \times 10 \text{ MHz} =$	31 mW
Port B:	$3.31 - - \times 10 -$	33.1 -
		<hr/>
		64.1 mW

READ RESPONSE BUFFER

Middel data rate : $16/32 = 0.5$

Port A:	$2.54 \text{ mW/MHz} \times 10 \text{ MHz}$	25.4 mW
Port B:	$2.75 \text{ mW/MHz} \times 10 \text{ MHz}$	27.5 -
		<hr/>
		52.9 mW

INTRO - INTR 1

INTRO		0.6 mA
- 1		0.6 mA
LAMP0	(PLS 240)	0.1 -
- 1	(-)	0.1 -
BOOT	(MACH)	0
BSY0	(MACH + AS)	0.5
ITV0	(AS)	} 0.5
SHRO	(AS)	
BARQ	(PAL)	0.5
BPER	(AS)	0.5
EXRQ	(R4000)	0
VAL0	(PAST)	} 0.5 mA
RRDY	-	
WRDY	-	
IACK	-	
IERR	-	
SACK	(CA302)	0


$I_T = 3.5 \text{ mA}$

Average 0.21 mA

$$V_{OL} = 0.5 \text{ V} @ 5 \text{ mA} = 0.1 \text{ k}$$

$$P_{\text{SOOT}} = 0.21 \times 0.21 \times 100 = 4.41 \text{ } \mu\text{W}$$

PROCESSOR



49 clock cycles ~ 50

sys bus : $34/49 = 0.68$

Proc bus : $16/49 = 0.32$


1.00

0.50

Fig.

40 MHz ~ 20 MHz data rate

BUS



Control Register

Write addr= 6 00 00 00 00

Bit Function

0	Enable subblock ordering	
1	Disable PROM address decoding	
2	Select 1 ms timer interrupt	
3	Reset processor parity error flag	
4	Reset bus parity error flag	
5	Reset missing TACK flag	
6	Lamp 0	
7	Lamp 1	
8	Select 10 ms timer interrupt	
9	Select 64 bytes cache line length (bit 6)	200
10	Select 32 bytes cache line length (bit 5)	600

Handwritten notes:
 0 1 2 3 4 | 5 6 7
 1 1 | |

Interrupt Reset Register

Write addr= 6 00 00 00 08

Bit Function

0	Reset R4000 interrupt 0, 0 = reset
1	- - - 1, 0 = reset
.	.
6	Reset R4000 interrupt 6, 0 = reset
7:15	Not used
16	Reset PE-bit 16, 0 = reset
17	- - 17, 0 = reset
.	.
31	Reset PE-bit 31, 0 = reset

Status Register

Read addr= 6 00 00 00 08

<u>Bit</u>	<u>Function</u>
0	Subposition 0
1	- 1
2	Backplane position ID 0
3	- - 1
4	- - 2
5	- - 3
6	Local
7	Debug input flag
8	Processor addr parity error
9	- data - -
10	Bus addr parity error
11	- data - -
12	Missing TACK
13	Not used
14	- -
15	- -

16:31 PE-Register

Debug Input Register

Read addr= 6 00 00 00 10

Bit(15:0) = debug input data

Interrupt Counter

Write addr= 6 00 00 00 10

Read addr = 6 00 00 00 20

Bit(15:0) = 4 decade counters

Control Register

Write addr= 6 00 00 00 00

<u>Bit</u>	<u>Function</u>
0	Enable subblock ordering
1	Disable PROM address decoding
2	Select 1 ms timer interrupt
3	Reset processor parity error flag
4	Reset bus parity error flag
5	Reset missing TACK flag
6	Lamp 0
7	Lamp 1
8	Select 10 ms timer interrupt
9	Select 64 bytes cache line length (bit 6)
10	Select 32 bytes cache line length (bit 5)

Interrupt Reset Register

Write addr= 6 00 00 00 08

<u>Bit</u>	<u>Function</u>
0	Reset R4000 interrupt 0, 0 = reset
1	- - - 1, 0 = reset
.	.
.	.
6	Reset R4000 interrupt 6, 0 = reset
7:15	Not used
16	Reset PE-bit 16, 0 = reset
17	- - 17, 0 = reset
.	.
.	.
31	Reset PE-bit 31, 0 = reset

Status Register

Read addr= 6 00 00 00 08

<u>Bit</u>	<u>Function</u>
0	Subposition 0
1	- 1
2	Backplane position ID 0
3	- - 1
4	- - 2
5	- - 3
6	Local
7	Debug input flag
8	Processor addr parity error
9	- data - -
10	Bus addr parity error
11	- data - -
12	Missing TACK
13	Not used
14	- -
15	- -

16:31 PE-Register

Debug Input Register

Read addr= 6 00 00 00 10

Bit(15:0) = debug input data

Interrupt Counter

Write addr= 6 00 00 00 10

Read addr = 6 00 00 00 20

Bit(15:0) = 4 decade counters

Status Register

Read addr= 6 00 00 00 08

<u>Bit</u>	<u>Function</u>
0	Subposition 0
1	- 1
2	Backplane position ID 0
3	- - 1
4	- - 2
5	- - 3
6	Local
7	Debug input flag
8	Processor addr parity error
9	- data - -
10	Bus addr parity error
11	- data - -
12	Missing TACK
13	Not used
14	- -
15	- -

16:31 PE-Register

Debug Input Register

Read addr= 6 00 00 00 10

Bit(15:0) = debug input data

Interrupt Counter

Write addr= 6 00 00 00 10

Read addr = 6 00 00 00 20

Bit(15:0) = 4 decade counters

CONTROL REGISTER

Addr = 6 00 00 00 00 (write only)

<u>BIT</u>	<u>FUNCTION</u>
0	Subblock ordering -
1	PROM disable
2	Select 1 ms timer interrupt Select 64 bytes cache
3	Reset Proc. Par. Error flags
4	Reset Bus Par. Error flags
5	Reset Missing TACK flag
6	Lamp 0
7	Lamp 1
8	Select 1 - 5
9	- 10 -

INTERRUPT RESET REGISTER

Addr = 6 00 00 00 08 (write only)

<u>BIT</u>	<u>FUNCTION</u>
0	RESET R4000 INTR 0 (0 = RESET)
1	- - - 1
-	
6	RESET R4000 INTR 6
7:15	NOT USED
16	RESET PE-BIT 16 (0 = RESET)
17	- - - 17
-	
31	RESET PE-BIT 31

✓ STATUS REGISTER

Addr = 6 00 00 00 08 (read only)

<u>BIT</u>	<u>FUNCTION</u>
0	SUBPOS 0
1	- 1
2	BPPOS 0
3	- 1
4	- 2
5	- 3
6	LOCAL
7	DEBUG INP FLAG
8	PROC ADDR PAR ERROR
9	- DATA - -
10	BUS ADDR - -
11	- DATA - -
12	MISSING TACK
13	NOT USED
14	- -
15	- -
16:31	PE REGISTER

DEBUG INP REGISTER

Addr = 6 00 00 00 10 (read only)

BIT (15:0) = DEBUG INP. DATA

INTERRUPT COUNTER

Write addr = 6 00 00 00 10

Read addr = 6 00 00 00 20

BIT (15:0) = 4 DECADE COUNTER

Parity Check

$$\text{Addr. Parity Error} = \text{ICMD8} \& \text{VALIN} \& \text{ICMDPOK}^{\text{ERI}} \\ + \text{ICMD8} \& \text{VALIN} \& \text{DPERR} \& (\text{CMD7} + \text{ICMD6} + \text{ICMD5})$$

Command / Address Cycle.

SysCmd (8:0) is always checked

SysAD (63:0) check is disabled for Null Req.

Data Cycle

SysCmd (8:0) is always checked

SysAD (63:0) check disabled for
response data and ID = 0, 2, 4, 6
 { Clean Exclusive
 } Shared

and invalidate data

$$\text{ICMD6} \& \text{ICMD0} + \text{ICMD6} + \text{ICMD2}$$


DESIGN NOTE

Name:	CPU Agent
Date:	921112
Author:	aaj
Version:	0.01
Document:	design note 2

Contents	page
1 PROCESSOR REQUEST STATE MACHINES	2
1.1 Processor Read Request	2
1.2 Processor Write Request	4
1.3 Processor Update Request	6
1.4 Processor Invalidate Request	8
1.5 Ready and IvdAck/IvdErr Control	9
2 SYSTEM BUS MASTER STATE MACHINES	10
3 HOST PORT TO PROCESSOR REQUESTS	11

1 PROCESSOR REQUEST STATE MACHINES

1.1 Processor Read Request



State Equations:

State 0: Idle, waiting for read request.

goto 1 if: PRDWF
goto 3 if: PRD

State 1: Read request with write forthcoming.

goto 2 if: PWR
goto 3 if: PNULL

State 2: Write, waiting for Last Data Element (LDE).

goto 3 if: LDE

State 3: Read response data may be returned to processor.
Waiting for Read Complete (PRDCOMPL).

goto 0 if: PRDCOMPL


Equations:

Load Processor Read Address/Command Register: LDPRDA

LDPRDA= PRDST0 & PRD
PRDST1 & PRDWF

Bus Access Request = LDPRDA

1.2 Processor Write Request



State Equations:

State 0: Idle, waiting for write request.

goto 1 if: PWR

State 1: Load write buffer.

goto 0 if: LDEBAD
goto 2 if: NDEBAD
goto 3 if: LDEGOOD

State 2: Bad data received, wait for LDE.

goto 0 if: LDE

State 3: Data loaded, wait for write complete (PWRCOMPL)

goto 0 if: PWRCOMPL

Equations:

Load Processor Write Address and Command Register: LDPWRA

LDPWRA= PWRST0 & PWR


Load Processor Write Data Buffer: LDPWRD

LDPWRD= PWRST1 & SVALO

Bus Access Request: PWRBAR

PWRBAR = PWRST1 & LDEGOOD; (= state 1 & goto 3)

1.3 Processor Update Request



State Equations:

State 0: Idle, waiting for update command.

goto 1 if: PUPD

State 1: Waiting for update data.

goto 2 if: LDEGOOD # LDEBAD & POTENT
goto 0 if: LDEBAD & /POTENT;

State 2: Data loaded, waiting for update termination.

goto 0 if: PIUCOMPL; (invalidate or update cmd completed)

Flags:

POTENT, potential update command.

set POTENT= PUPDST0 & PUPD & PCMDIN3

clear POTENT= PUPDST2 & PIUCOMPL
RESET

PUPDBAD, update data register contains bad data

set PUPDBAD= PUPDST1 & LDEBAD & POTENT

clear PUPDBAD= PUPDST2 & PIUCOMPL
RESET

Equations:

Load processor invalidate/update addr/cmd register:


LDPIUA= PUPDST0 & PUPD
PINVST0 & PINV

Load processor update data register:

LDPUPDD= PUPDST1 & LDEGOOD
PUPDST1 & LDEBAD & POTENT

Set bus access request = LDPUPDD

1.4 Processor Invalidate Request



State Equations:

State 0: Idle, waiting for invalidate command.

goto 1 if: PINV

State 1: Waiting for dummy data cycle.

goto 2 if: LDE

State 2: Waiting for bus access termination.

goto 0 if: PIUCOMPL; (invalidate or update complete)

Equations:

Load processor invalidate/update addr/cmd register:

```
LDPIUA= PUPDSTO & PUPD
        # PINVSTO & PINV
```

Set bus access request:

```
PINVBAR= PINVST1 & LDE
```

1.5 Ready and IvdAck/IvdErr Control

Write Ready

WRRDY= PWRSTO

Invalidation/Update Acknowledge

IVDACK:= PUPDST2 & IUCOMPL & /UDDBAD & /UDNULL
PINVST2 & IUCOMPL


Invalidation/Update Error

IVDERR:= PUPDST2 & IUCOMPL & UDDBAD & /UDNULL
PUPDST1 & LDEBAD & /POTENT

2 SYSTEM BUS MASTER STATE MACHINES

2.1 BUSIDLE Control

Bus master selection occurs simultaneously with the current bus transaction. Start of a new transaction must therefore wait for termination of the current transaction.




TRIP (Transaction I Progress)

TRIP:= RAV & /RESET
TRIP & /(RDV & RLDE) & /RESET

BUSIDLE= /(RAV # TRIP & /(RDV & RLDE)) & /RBUSYIN

2.2 Bus Master Main State Machine



State Equations:

STRACT= (BAREQ & BAGRANT # BARQACK) & BUSIDLE & /BUSBUSY

State 0: Idle

goto 1 if: STRACT & PRDRQ
goto 2 if: STRACT & /PRDRQ

State 1: BMRDCYC, Bus master read cycle

goto 0 if: RDV & RLDE & /STRACT # RDV & RLDE & PRDRQ
goto 2 if: RDV & RLDE & STRACT & /PRDRQ

State 2: BMWRCYC, Bus master write cycle

goto 3 if: TLDE

State 3:


goto 0

Equations:

AVOUT:= BMST0 & STRACT
BMRDCYC & RDV & RLDE & GRBRQ & /PRDRQ

DVOUT:= BMST2

2.3 BUSYOUT State Machine



```
Q0:= SAVOUT & /RESET
     # Q0 & /Q1 & /RESET
     # Q0 & /Q0 & /RESET
```


```
Q1:= BUSYOUT & Q0 & /RESET
```

```
Q2:= /Q1 & Q0 & /RESET
     # Q1 & /Q0 & /RESET
```

```
BUSYOUT:= SAVOUT & /RESET
           # Q0 & /Q1 & /RESET
           # Q0 & /Q0 & /RESET
```

3 HOST PORT TO PROCESSOR REQUESTS

3.1 Host Port Access Control



State Equations:

State0: Idle

goto 1 if: MRQACK ✓
goto 3 if: SLVRQACK

State 1: Wait for processor release
goto 3 if: PIFRELS

State 2: Enable host port transceivers
goto 0 if: LDETRM # ITVSEL

State 3: Wait for processor release
goto 4 if: PIFRELS

State 4: Send release to slave CA
goto 0

↑

Equations:

Released:= State0 & PRELS
Released & State0

PIFRELS= Released # PRELS

SETEXTRQ= BERRITR # SLVRQ # BUSCM # TMITR # IRRST
(BRDEN & BRSPRDY # ARSPRQ) & LOCAL

HFLEVERING TIL ES2

1. FASTsims

2. runFAST

- Netlist Tools

Vector tools : to-swif (min og max) ✓

to-swif (min og max)

~~pad-check~~ :

Checkers : pad check ✓

wave check - max ✓

default-wave-comp ✓

skew-check :

~~param-check~~

3. skipdes :

stor fil - måske ikke glds på disk.

CONVERTEREDDE TESTVEKTORER

1 wd / mudv4 / ~~WV~~proj / ca302

es-2pat.~~pat~~ er totalfilen til simulering

es-2pat.^{ref}~~pat~~ er reference (200 ns simulering)

1 wd / mudv2 / lbp / util

Converteringsprogrammer

patconv: konverterer .pat filer → nyt format

saveconv: konverterer simuleringsooutput → nyt format

chikconv: som saveconv - ~~to~~ men konverterer tider. - Mangler de sidste rettelser.

```
|
|Viewsim command file for simulation of CA302, CPU AGENT
|
echo
echo CA302 simulation - print-on-strobe
echo 4000 ns simulation cycle
echo
|
|
wfm RCLK 0=0 1000ns=1 (2000ns=0 2000ns=1)*100000
wfm TCLK 0=0 2000ns=1 (2000ns=0 2000ns=1)*100000
wfm RBCK 0=0 2000ns=1 (2000ns=0 2000ns=1)*100000
wfm TBCK 0=0 3000ns=1 (2000ns=0 2000ns=1)*100000
|
|Input vectors
vector PCPIN      PCPO PC80
vector PCADIN     PC[7:0]O PP[7:0]O P[63:00]O
vector PCTRIN     VALI RELS INRQ SREQ
vector PAUXIN     PCEN IOMD TREF
vector BCTRIN     AVAI DVAI BSYI TAKI ITVI SHRI SHIT BAGR RSET
vector BAUXIN     LCAL POS[3:0] SPS[1:0]
vector BCADIN     BC[7:0]O BP[7:0]O B[63:00]O
|
|Output vectors
vector PCMDOUT    PCPO PC[8:0]O
vector PADOUT     PP[7:0]O P[63:00]O
vector PAUXOUT    ITR1 ITR0 LMP1 LMP0
vector BCMDOUT    BCPO BC[7:0]O
vector BADOUT     BP[7:0]O B[63:00]O
|
|
every 4000ns do (a PCPIN < es2_pat.pat; +
                 a PCADIN < es2_pat.pat; +
                 a PCTRIN < es2_pat.pat; +
                 a PAUXIN < es2_pat.pat; +
                 a BCPO   < es2_pat.pat; +
                 a BCADIN < es2_pat.pat; +
                 a BCTRIN < es2_pat.pat; +
                 a BAUXIN < es2_pat.pat)
|
sim 58035990ns
```



/CLOCK

RCLK

/SIGNALS

P000 +

P010 +

P020 +

P030 +

P040 +

P050 +

P060 +

P070 +

P080 +

P090 +

P100 +

P110 +

P120 +

P130 +

P140 +



P150 +

P160 +

P170 +

P180 +

P190 +

P200 +

P210 +

P220 +

P230 +

P240 +

P250 +

P260 +

P270 +

P280 +

P290 +

P300 +

P310 +

P320 +

P330 +



P340 +

P350 +

P360 +

P370 +

P380 +

P390 +

P400 +

P410 +

P420 +

P430 +

P440 +

P450 +

P460 +

P470 +

P480 +

P490 +

P500 +

P510 +

P520 +



P530 +
P540 +
P550 +
P560 +
P570 +
P580 +
P590 +
P600 +
P610 +
P620 +
P630 +
PP00 +
PP10 +
PP20 +
PP30 +
PP40 +
PP50 +
PP60 +
PP70 +
PC00 +
PC10 +
PC20 +
PC30 +
PC40 +
PC50 +
PC60 +
PC70 +
PC80 +
PCPO +
RELS +
VALI +
INRQ +
SREQ +
/CLOCK
RBCK
/SIGNALS
B000 +
B010 +
B020 +
B030 +
B040 +
B050 +
B060 +
B070 +
B080 +
B090 +
B100 +
B110 +
B120 +
B130 +
B140 +
B150 +
B160 +
B170 +
B180 +
B190 +



B200 +
B210 +
B220 +
B230 +
B240 +
B250 +
B260 +
B270 +
B280 +
B290 +
B300 +
B310 +
B320 +
B330 +
B340 +
B350 +
B360 +
B370 +
B380 +
B390 +
B400 +
B410 +
B420 +
B430 +
B440 +
B450 +
B460 +
B470 +
B480 +
B490 +
B500 +
B510 +
B520 +
B530 +
B540 +
B550 +
B560 +
B570 +
B580 +
B600 +
B610 +
B620 +
B630 +
BP00 +
BP10 +
BP20 +
BP30 +
BP40 +
BP50 +
BP60 +
BP70 +
BC00 +
BC10 +
BC20 +
BC30 +




BC40 +
BC50 +
BC60 +
BC70 +
BCPO +
BAGR +
AVAI +
DVAI +
BSYI +
TAKI +
SHRI +
ITVI +
SHIT +
RSET +
/CLOCK
TCLK
/SIGNALS
TREF +

Typical PAB bound chip
with corners pushed out -

X: 10106.3 V: 489.3 (F) Select: 1Z dX: dY: dZ: Cmd: CE S:sPm 3 Help

Tools Design Window Utilities Floorplan Analysis Place Route




mouse L: prMouseSelPt()

M: mousePopUp()

R: hiZoomIn()

Bad routing of wide global + signal nets.



g: edkLib.cpa IGLR3 0.1

Cmd:

Dist:

dy:

(F) Select: 2

X: 4150.3 Y: 4089.5

50101

Tools Design Window Utilities Floorplan Analysis Place Route

Help

CE SzsPm 3

R: xcamFamerPS()

M: mousePopUp()

mouse L: prMouseSelPt()

Corner pushed out (due to poor channel compaction rules?)

Editing: edkLib.cpa IGLR3 0.1

CE S.s.Pin 3

Help

Cmd:

Dist:

dV:


dX:

(F) Select: 12

V: 7689.0

X: 7868.2



Tools Design Window Utilities Floorplan Analysis Place Route




R: hiZoomIn()


M: mousePopUp()


mouse L: prMouseSelPt()






Issue 0	93-04-23
Issue 1	CPU AGENT - CA302
Issue 2	Bus Output Register
Issue 3	






Issue 0	93-04-23
Issue 1	94-07-11
Issue 2	
Issue 3	



Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	




Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
Bus Error Interrupt


File: cpa.26 Page: 26 of NN

RAD[63:0] DEBUGIN[15:0]




Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	






Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	



Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
 Busy Out Control - BSYCTRL
 File: cpa.32 Page: 32 of NN



Issue 0	93-04-23	CPU AGENT - CA302 System Bus Transcv. Control
Issue 1	94-07-15	
Issue 2		
Issue 3		File: cpa.33

EXTADDR[35:0]

WRADR[35:0]



SEL64BYTES


SEL32BYTES


PWRCOMPL

LDPWRA

BTCLK35

PRESET




 Dansk Data Elektronik A/S			
Issue 0	93-04-23	CPU AGENT - CA302	
Issue 1	94-07-11	Write Address Comparator	
Issue 2			
Issue 3			

EXTADDR[35:0]

IUADR[35:0]

EXTADDR7 IUADR7
 EXTADDR8 IUADR8
 EXTADDR9 IUADR9
 EXTADDR10 IUADR10
 EXTADDR11 IUADR11
 EXTADDR12 IUADR12
 EXTADDR13 IUADR13
 EXTADDR14 IUADR14
 EXTADDR15 IUADR15
 EXTADDR16 IUADR16
 EXTADDR17 IUADR17
 EXTADDR18 IUADR18
 EXTADDR19 IUADR19
 EXTADDR20 IUADR20
 EXTADDR21 IUADR21
 EXTADDR22 IUADR22

EXTADDR23 IUADR23
 EXTADDR24 IUADR24
 EXTADDR25 IUADR25
 EXTADDR26 IUADR26
 EXTADDR27 IUADR27
 EXTADDR28 IUADR28
 EXTADDR29 IUADR29
 EXTADDR30 IUADR30
 EXTADDR31 IUADR31
 EXTADDR32 IUADR32
 EXTADDR33 IUADR33
 EXTADDR34 IUADR34
 EXTADDR6 IUADR6
 EXTADDR5 IUADR5



SEL64BYTES

SEL32BYTES

POTENT

SHRDFLG

PIUCOMPL

LDPIUA

/PRSTB5

BTCLK35




Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	94-07-11
Issue 2	
Issue 3	

CPU AGENT - CA302
 I/U Address Comperator


File: cpa.35 Page:35 of NN





Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	


CPU AGENT - CA302
Slave Address Decoding

File: cpa.37 Page: 37 of NN






 Dansk Data Elektronik A/S			
Issue 0	93-04-23	CPU AGENT - CA302	
Issue 1	94-07-11	Bus Implicit Slave Control	
Issue 2			
Issue 3		File: cpa.39 Page: 39 of NN	




Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CA302
Bus Implicit Slave Control

File: cpa.40 Page: 40 of NN



Issue 0	93-04-23
Issue 1	94-05-10
Issue 2	
Issue 3	



Issue 0	93-04-23
Issue 1	CPU AGENT - CA302
Issue 2	Bus Intervention Termination
Issue 3	File: cpa.42

CPU AGENT - CA301PARITY CHECK AF CPU ADDR/DATA

Parity Check er disabled i flg. situationer, hvor der forekommer 'tomme' dataelementer.

1. NULL: /
 - Addr check
 - Data -

2. INVALIDATE
 - Data check

3. INTERVENTION RESPONSE

- Data check hvis cache		state er:
* 0	Invalid	No check
* 1	Reserved	- -
* 2	-	- -
* 3	-	- -
* 4	Clean Exclusive	- -
5	Dirty Exclusive	Check
* 6	Shared	No check
7	Dirty Shared	Check

Parity check enabled:

Read	addr
Write block	addr + data
Invalidate	addr
Update	addr

Intervention Response - data with dirty status.

PROCESSOR PARITY CHECK

8 7 6 5 4 3 2 1 0

0 0 0 0	x x x x x	Read
0 0 0 1	x x x x x	Read
0 0 1 0	1 0 x x x	Write block
1 x 1		

Disable Parity Check

8 7 6 5 4 3 2 1 0

0 0 1 1 x x x x x Null - disable addr check


0 1 0 0 x x x x x Inv. - disable data check


(1 x 0 x x x 1 x 1 Resp. data - enable data check)

1 x 0 x x x 0 x x Resp data - disable check.


1 x 0 x x x x x 0 Resp. data. - - -

~~COND~~
~~COND~~ DA






Host Port A/D Multiplexer



Pending Inv/Upd & Addr. Match.

Issue 0	93-04-23	CPU AGENT - CPA
Issue 1		Host Port Multiplexer
Issue 2		
Issue 3		




*Intervention & /IUCANCEL
+ Invalidates/Update & /IUCANCEL*

dde Dansk Data Elektronik A/S	
Issue 0	93-04-23
Issue 1	CPU AGENT - CPA
Issue 2	Host Port Command Mux
Issue 3	
File: HPCMOMX.1 Page: 1 of 1	

EXTADDR[35:0]

IUADR[35:0]



ok.



Dansk Data Elektronik A/S

Issue 0	93-04-23
Issue 1	
Issue 2	
Issue 3	

CPU AGENT - CPA

Address Comparators

File: cpa.35

Page: 35 of NN

POTENT clearer, når Update Cmd termineres.
 SHRDFLG angiver at den forudgående Read har fået data retur med SHARED status.