

# CPU300-303

## Design document

Name:	CPU300-303 Design document
Date:	951130
Author:	ohm
Version:	1.2
Document ID:	1-0216
Status:	Preliminary

<u>Contents</u>	<u>page</u>
1 REVISION HISTORY .....	2
2 REFERENCES .....	2
3 INTRODUCTION .....	3
4 SPECIFICATIONS .....	4
4.1 Performance .....	4
4.2 Secondary cache requirements .....	4
4.3 Interfaces .....	4
4.4 Dimensions .....	5
4.5 Power .....	5
5 FUNCTIONAL DESCRIPTION .....	6
5.1 Base module .....	7
6 PROGRAMMING INFORMATION .....	9
6.1 Processor .....	9
6.2 Agent space .....	9
6.3 Control space .....	10

## 1 REVISION HISTORY

### Changes from version 1.1 to 1.2:

The document now defines CPU300-303 as follows:

CPU300: 1 MB snooper. Global bus only.  
CPU301: 1 MB snooper.  
CPU302: 4 MB snooper. Global bus only.  
CPU303: 4 MB snooper.

An old reference to the local TTL interface has been removed.

### Changes from version 1.0 to 1.1:

The reference list has been updated.

The LED labels have been changed.

### Version 1.0:

Although this is the initial version of the document it is based on the MCU301 Design document from which it differs in the following respects:

The local bus has been changed to all BTL, thus the global and local bus are symmetrical.

All processor modules on a base module must have the same secondary cache size, thus reducing the number of sets of snooper address jumpers from two to one.

The CPU301 and CPU302 support 1-MB and 4-MB secondary cache, respectively, thus the above set of jumpers is fixed for each module.

The boot PROM is a flash EEPROM for re-use.

## 2 REFERENCES

1. MCU301/302/304 Kravspecifikation  
1-0101
2. SPC/3 System bus specification  
1-0201
3. MIPS R4000 Microprocessor User's Manual  
Integrated Device Technology, Inc.  
Part number M8-00040
4. MIPS R4000 Microprocessor User's Manual Errata  
Revision 2.0  
March 13, 1992  
MIPS Technology Products Group
5. CPU Agent Design document  
1-0203

### 3 INTRODUCTION

The CPU module for the SPC/3 computer series consists of a base module CPU300-303 and one to four detachable processor modules, e.g. PMD301 with a 75-MHz R4400MC and 1-MB secondary cache. The base modules, which each take up one backplane position, are defined as follows:

CPU300: 1 MB snooper. Global bus only.  
CPU301: 1 MB snooper.  
CPU302: 4 MB snooper. Global bus only.  
CPU303: 4 MB snooper.

Each of the up to four processors modules connects to a global and a local bus interface through two agents. These identical agents, which are implemented with highly complex gate arrays, provide data buffers, address registers, and control for the commands that originate in the associated processor and for those commands on the associated bus that require cache coherency.

Both the global and local bus interface are BTL.

There is a global control space, which contains the following special registers intended for identification, control, error logging, interrupt, and debugging.

Status register  
Control register  
Module ID  
Module FCN  
Interrupt register  
Debug register  
Processor module identification register  
Bus error register

There is a control, interrupt, and debug register for each subposition corresponding to each possible processor module. The global control space may be accessed both via the global bus and by the four processors although a processor must not write to the interrupt register of its own subposition.

The local control space, although structured in the same way, only contains interrupt registers.

In addition to the control spaces there are separate address spaces for the internal registers of each agent, these may only be accessed by the associated processor.

The module is equipped with a 1/2-MB detachable boot flash EEPROM, which is common to all processors.

Finally, the choice of little or big endians is made by a fixed signal on the bus.

## **4 SPECIFICATIONS**

### **4.1 Performance**

Bus frequency	33.3 MHz
Bus burst rate	267 MB/s
Bus read rate (32 words)	178 MB/s
Bus write rate (32 words)	213 MB/s

### **4.2 Secondary cache requirements**

Block size	32 words
Cache size, CPU300-301	1 MB
Cache size, CPU302-303	4 MB

### **4.3 Interfaces**

System bus interface:

SPC/3 system bus [2], both global and local bus.

Indicators on front panel:

PARITY ERROR	Red LED that indicates a parity error on the global or local bus.
ERROR(0-3)	One red programmable LED per processor.
BUSY(0-3)	One green programmable LED per processor.
A(0-3)	One green programmable LED per processor.
B(0-3)	One green programmable LED per processor.

Internal processor/base module interface:

SAD(63:0)	System interface address/data
SADP(7:0)	System interface address/data parity
SCMD(8:0)	System interface command
SCMDP	System interface command parity
/VALIN	System interface valid to processor
/VALOUT	System interface valid from processor
/EXTREQ	System interface request from agents
/RELEASE	System interface release from processor
/RDRDY	Read ready
/WRRDY	Write ready
/IVDACK	Invalidate acknowledge
/IVDERR	Invalidate error
RCLK(1:0)	Receive clocks (identical)
TCLK(1:0)	Transmit clocks (identical)
/INT	Error interrupt
/NMI	Non-maskable interrupt

SRE	Selective reset
C2MS	2-ms period clock
C262MS	262-ms period clock
PM_ID(3:0)	Processor module identification
/PRESENT	Processor module present
BIG	Big endian

#### 4.4 Dimensions

Board height	415.0 mm
Board depth	335.0 mm
Module pitch	30.0 mm


#### 4.5 Power

Voltage	5 V ± 5 %
Current (CPU300/302)	5 A max.
Current (CPU301/303)	9 A max.

## 5 Functional description

The block diagram below shows the base module CPU300-303 below the connector interface (---) and four processor modules above.

Each processor module consists of a processor (P) with a secondary cache (SC) and a connector. Associated with each possible processing module, but placed on the base module are a global and a local agent (GA and LA), and a global and a local snooper (GS and LS). In addition, the base module provides a global and a local bus interface (GBI and LBI) with associated address registers (GAR and LAR), a global control spaces (GCS), and finally a boot PROM. A part of the global control space and all of the local control space are inside the respective agents.



## 5.1 Base module

The main components of the base module are eight agents, two bus interfaces, two address registers, eight snoopers, a global control space, and a boot PROM.

The agent is described in [5] and contains all data buffers, data and address registers, and control required to link a processor to a bus interface. An agent also contains an agent space, which is only accessible from the associated processor, and an interrupt register and a debug register, which are a part of the respective control spaces.

One of the important tasks of the agent is to sequence transactions from the processor and system bus correctly when they pertain the same cache line. Another is to ensure continued snooping on a retained link address, when the link is evicted from the secondary cache and retained by the processor, whereby the link address is evicted from the snooper and therefore must be retained in the agent.

Each bus interface contains a number of registered BTL transceivers and a bus master control including arbitration control.

The task of a snooper is to keep a copy of the physical address tags of the secondary cache tags such that bus snooping can take place without disturbing the respective processor excessively. The format of the snooper depends on the size and block size of the secondary cache:

1-MB:	35	20 19
4-MB:	35	22 21

Tag	Index	Offset
8-word:	5 4	0
16-word:	6 5	0
32-word:	7 6	0

The index gives the entry in the snooper, and, in order for a snoop hit to occur, the tag must match the corresponding bits of the bus address. The offset does not participate in the comparison, and there is no valid bit. The contents of the snoopers are undefined upon reset.

The format of the snoopers, which must correspond to the associated secondary caches, is selected with fixed jumpers given a limit of 15 index bits corresponding to a maximum set size of 32768 entries. Surplus tag bits need not be excluded as they merely become redundant. The CPU300-301 modules are set for 1-MB / 32-word, while the CPU302-303 modules are set for 4-MB / 32-word.

When a cache line is replaced the read and the write are normally bundled together in a command called read with write forthcoming. In this case the write address tag will disappear from the snooper before disappearing from the secondary cache as it is overwritten in the snooper by that of the read, thus creating the possibility of non-coherency. Rather than try do juggle with both tags, the snooper must force hit until the start of the next command from the agent, which is a late but safe indication that the write address tag no longer is present in the secondary cache.

In addition to each snooper, which already does a good job of filtering coherency requests to the processor, there is an extension dubbed the supersnooper, which to the extent possible tracks the state changes in the secondary cache and prevents non-exclusive coherent read requests from reaching the processor if the state is shared or invalid. The contents of the supersnoopers are undefined upon reset.

The global control space contains a number of special registers as mentioned in the introduction. The control for the control space includes an address comparator that can detect a control space access to this module and a simple state machine that can perform the required access. The module FCN PROM is mounted in a socket to allow easy replacement.

There is a 1/2-MB boot PROM providing reset, diagnostic, and debugging code. The boot PROM is located at the beginning of the address range 0x01FC00000 through 0x01FFFFFF, where the former is the physical reset address of the processor. This address range is, alas, right in the memory space. Thus, when a read address falls in this range and the boot PROM is not mapped out, as controlled by a bit in the control register of the global agent, the boot PROM must intervene and supply the data as a cache slave thus pre-empting the memory slave. The boot PROM, which is implemented with a 512 K by 8-bit flash EEPROM, is mounted in a socket.

When a master issues an access with an address for which there is no matching slave a missing target acknowledge will result. This works fine for a write, but for a read the responsible processor would wait forever on the missing 'last data element' because the agent does not provide it instead. Therefore, a dummy block generator is implemented in each bus interface to take care of this case.

## 6 PROGRAMMING INFORMATION

### 6.1 Processor

Programming information for the processor can be found in [3, 4].

The physical address space as seen from a processor consists of a global and local space, each subdivided into a memory, agent, and control space. A processor can only access its own agent spaces, while the memory and control spaces are accessible by all processors on the bus in question. The global and local control address spaces are described below. All address formats are shown in [2].

The interrupt register of the processor, whose format is shown below, contains a non-maskable interrupt (NMI), four general interrupts (I5-I2), a timer interrupt (TIM), and an error interrupt (ERR).

NMI	I5	I4	I3	I2	TIM	ERR
6	5	4	3	2	1	0

These bits result from the OR'ing of the respective bits in the two agents, and, in case of bit 0, also from the OR'ing of the bits in the Bus error register, more specifically the global and local bus parity error interrupts, and the debug interrupt. Only the timer in the global agent is active.

All interrupts are level-sensitive, thus the processor must remove an interrupt when it is accepted, but in order to do so the source of the interrupt must be known. This is a problem for the general interrupts unless each in software is assigned to only one agent, thus the use of local interrupts is discouraged.

Accesses to the address space 0x01FC00000 through 0x01FFFFFF may, under control of a bit in the control register of the appropriate global agent, be directed at either memory or the 1/2-MB boot PROM, which is located at the start of the address space and contains reset, diagnostic, and debugging code.

The selection of little or big endians is determined by a fixed signal on the system bus.

The states of the snoopers and supersnoopers are, like those of the secondary caches, undefined upon reset.

### 6.2 Agent space

For a description of the agent address space, please, refer to [5].

There are four programmable LEDs labelled ERROR(0-3), BUSY(0-3), A(0-3), and B(0-3) on the front panel for each of the four possible processor modules. They are controlled by the associated global agent control register bit 6 and 7, and local agent control register bit 6 and 7, respectively.

### 6.3 Control space

The CPU module has a global and a local control space, which are both divided into subpositions and contain a number of special registers intended for identification, configuration, error logging, interrupt, and debug. These registers have varying bit widths, but are all right justified within double words (64 bits), and any access less than a double word must take into account the subtle differences between little and big endians.

The global control space comprises all of the following special registers, while the local control space only comprises the interrupt register. Below is for every register or group of registers listed whether it can be read, written, or cleared along with its hexadecimal byte offset relative to the start of the control address space of the module.

Register	Access	Offset
Status register	Read/clear	0
Control register	Write	100
Module ID	Read	200
Module FCN	Read	300
Interrupt register	Write	400
Debug register	Write	500
Processor module register	Read	600
Bus error register	Read/clear	700

The function and format of the individual registers are described in the following. Reserved bits (r) must be 0 when written, and are undefined when read. Bits 16 through 63 are reserved, unless otherwise noted.

### 6.4 Status register

The Status register indicates bus parity errors found by this module. Individual bits may be cleared by writing ones in the respective positions, and the bits are all cleared by bus reset.

r	r	r	r	r	r	r	r	r	r	r	r	r	r	LPE	GPE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPE: Global parity error.

LPE: Local parity error.

### 6.5 Control register

There is a Control register for every subposition, and each contains a bit for selective reset of the corresponding processor. The bits are all set by bus reset.

r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	SRE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

SRE: Selective reset.

### 6.6 Module ID

The Module ID consists of a 32-byte string stored in 32 consecutive double words. The byte offset given earlier applies to the first double word.

r	r	r	r	r	r	r	r	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ID(7:0): Single byte of module Identification string.

The format of the string is given in [2].

### 6.7 Module FCN

The Module FCN consists of a 32-byte string stored in 32 consecutive double words. The byte offset given earlier applies to the first double word.

r	r	r	r	r	r	r	r	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

FCN(7:0): Single byte of module Field Change Notice string.

The format of the string is given in [2].

### 6.8 Interrupt register

The Interrupt register, which is 32 bits wide, is used to write interrupts. There is an Interrupt register for every subposition in both the global and the local control space, and it is not possible for a master to write to its own register.

P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

r	r	r	r	r	r	r	r	r	NMI	I5	I4	I3	I2	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

I(5:2): Interrupts.  
Provides a direct path to the corresponding bits of the Interrupt register of the

processor.

NMI: Non-maskable interrupt.  
Provides a direct path to the NMI bit of the Interrupt register of the processor.

P(15:0): Peripheral interrupts.  
New bits are OR'ed to old ones, and the bits may be cleared by the processor.

### 6.9 Debug register

The Debug register is used to write a double byte to a processor during debug. There is a Debug register for every subposition, and it is not possible for a master to write to its own register.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

D(15:0): Debug data.

### 6.10 Processor module register

The Processor module register indicates the presence and identity of each processor module.

M33	M32	M31	M30	M23	M22	M21	M20	M13	M12	M11	M10	M03	M02	M01	M00
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Mi(3:0): Identity of module i.

No module is present in position i if Mi=15.

### 6.11 Bus error register

There is a Bus error register for every subposition, and each indicates interrupts caused by a bus parity error or a debug request. Individual bits may be cleared by writing ones in the respective positions, and the bits are all cleared by bus reset.

r	r	r	r	r	r	r	r	r	r	r	r	r	DBI	LPI	GPI
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

GPI: Global parity error interrupt.

LPI: Local parity error interrupt.

DBI: Debug interrupt.

## CPU300-303 Diagrams

CPU300: 1 MB snooper. Only global bus components mounted.  
CPU301: 1 MB snooper.  
CPU302: 4 MB snooper. Only global bus components mounted.  
CPU303: 4 MB snooper.

### Processor/agent interface

1 Connectors 0  
2 Global agent 0  
3 Local agent 0  
4 Connectors 1  
5 Global agent 1  
6 Local agent 1  
7 Connectors 2  
8 Global agent 2  
9 Local agent 2  
10 Connectors 3  
11 Global agent 3  
12 Local agent 3  
13 Programmable LEDs  
14 Reset counters  
15 Gating towards processors  
16 Gating towards system bus

### Bus control

17 Global and local output enable control  
18 Pull-down for address and data valid  
19 Global and local bus request decoder  
20 Global bus arbitration  
21 Local bus arbitration

### Snooper control

22 Global snooper control  
23 Global super snooper 0-1  
24 Global super snooper 2-3  
25 Local snooper control  
26 Local super snooper 0-1  
27 Local super snooper 2-3

### Address and command registers and snoopers

28 Global and local command register  
29 Global address register  
30 Global snooper 0  
31 Global snooper 1  
32 Global snooper 2  
33 Global snooper 3  
34 Local address register  
35 Local snooper 0  
36 Local snooper 1  
37 Local snooper 2  
38 Local snooper 3

### Global control space, boot, and dummy block generator

39 Global control space decode  
40 Global control space control  
41 Module ID and FCN PROMs  
42 Processor module ID register  
43 Global control space transceiver  
44 Boot control

45 Boot PROM  
46 Boot register  
47 Global dummy block generator  
48 Global data identifier output register

Local control space and dummy block generator

49 Local control space decode and target acknowledge  
50 Local dummy block generator  
51 Local dummy data  
52 Local data identifier output register

Clock

53 Clock distribution

Bus interface

54 Global address/data transceiver  
55 Global address/data transceiver  
56 Global command and valid transceiver  
57 Global bus request transceiver  
58 Global control transceiver  
59 Local address/data transceiver  
60 Local address/data transceiver  
61 Local command and valid transceiver  
62 Local bus request transceiver  
63 Local control transceiver  
64 Connector (row 1-25)  
65 Connector (row 26-50)  
66 Connector (row 51-75)  
67 Connector (row 76-100)


Termination and decoupling

68 Internal global bus termination  
69 Internal local bus termination  
70 Decoupling capacitors  
71 Decoupling capacitors  
72 Decoupling capacitors

Fix of bad agent

73 Controlled intervention for bad CA302

(Page 73 only present for CPU30x-1)




SAD0\_ [ 6 : 0 ]      AD\_R [ 63 : 0 ] , ADP\_R [ 7 : 0 ]      [ 5 , 8 , 11 , 29 , 43 , 46 , 54 , 55 , 68 ]

SAD0_0	9.2	PAD0	BAD0	89	AD_RO
SAD0_1	9.3	PAD1	BAD1	88	AD_R1
SAD0_2	9.4	PAD2	BAD2	87	AD_R2
SAD0_3	9.5	PAD3	BAD3	86	AD_R3
SAD0_4	9.6	PAD4	BAD4	85	AD_R4
SAD0_5	9.8	PAD5	BAD5	83	AD_R5
SAD0_6	9.9	PAD6	BAD6	82	AD_R6
SAD0_7	1.00	PAD7	BAD7	81	AD_R7
SAD0_8	1.02	PAD8	BAD8	79	AD_R8
SAD0_9	1.03	PAD9	BAD9	78	AD_R9
SAD0_10	1.04	PAD10	BAD10	77	AD_R10
SAD0_11	1.05	PAD11	BAD11	76	AD_R11
SAD0_12	1.06	PAD12	BAD12	75	AD_R12
SAD0_13	1.07	PAD13	BAD13	74	AD_R13
SAD0_14	1.09	PAD14	BAD14	72	AD_R14
SAD0_15	1.10	PAD15	BAD15	71	AD_R15
SAD0_16	1.12	PAD16	BAD16	69	AD_R16
SAD0_17	1.13	PAD17	BAD17	68	AD_R17
SAD0_18	1.14	PAD18	BAD18	67	AD_R18
SAD0_19	1.15	PAD19	BAD19	66	AD_R19
SAD0_20	1.16	PAD20	BAD20	65	AD_R20
SAD0_21	1.17	PAD21	BAD21	64	AD_R21
SAD0_22	1.18	PAD22	BAD22	63	AD_R22
SAD0_23	1.20	PAD23	BAD23	62	AD_R23
SAD0_24	1.22	PAD24	BAD24	61	AD_R24
SAD0_25	1.24	PAD25	BAD25	60	AD_R25
SAD0_26	1.25	PAD26	BAD26	59	AD_R26
SAD0_27	1.26	PAD27	BAD27	58	AD_R27
SAD0_28	1.27	PAD28	BAD28	57	AD_R28
SAD0_29	1.28	PAD29	BAD29	54	AD_R29
SAD0_30	1.29	PAD30	BAD30	53	AD_R30
SAD0_31	1.32	PAD31	BAD31	52	AD_R31
SAD0_32	1.33	PAD32	BAD32	51	AD_R32
SAD0_33	1.34	PAD33	BAD33	50	AD_R33
SAD0_34	1.35	PAD34	BAD34	49	AD_R34
SAD0_35	1.36	PAD35	BAD35	48	AD_R35
SAD0_36	1.37	PAD36	BAD36	47	AD_R36
SAD0_37	1.37	PAD37	BAD37	46	AD_R37
SAD0_38	1.38	PAD38	BAD38	45	AD_R38
SAD0_39	1.39	PAD39	BAD39	44	AD_R39
SAD0_40	1.40	PAD40	BAD40	43	AD_R40
SAD0_41	1.42	PAD41	BAD41	42	AD_R42
SAD0_42	1.43	PAD42	BAD42	41	AD_R43
SAD0_43	1.44	PAD43	BAD43	40	AD_R44
SAD0_44	1.45	PAD44	BAD44	39	AD_R45
SAD0_45	1.46	PAD45	BAD45	38	AD_R46
SAD0_46	1.47	PAD46	BAD46	37	AD_R47
SAD0_47	1.49	PAD47	BAD47	36	AD_R48
SAD0_48	1.53	PAD48	BAD48	35	AD_R49
SAD0_49	1.55	PAD49	BAD49	34	AD_R50
SAD0_50	1.56	PAD50	BAD50	33	AD_R51
SAD0_51	1.57	PAD51	BAD51	32	AD_R52
SAD0_52	1.58	PAD52	BAD52	32	AD_R53
SAD0_53	1.59	PAD53	BAD53	31	AD_R54
SAD0_54	1.60	PAD54	BAD54	30	AD_R55
SAD0_55	1.61	PAD55	BAD55	29	AD_R56
SAD0_56	1.63	PAD56	BAD56	28	AD_R57
SAD0_57	1.64	PAD57	BAD57	27	AD_R58
SAD0_58	1.66	PAD58	BAD58	26	AD_R59
SAD0_59	1.67	PAD59	BAD59	25	AD_R60
SAD0_60	1.68	PAD60	BAD60	24	AD_R61
SAD0_61	1.69	PAD61	BAD61	23	AD_R62
SAD0_62	1.70	PAD62	BAD62	22	AD_R63
SAD0_63	1.71	PAD63	BAD63	21	AD_R64

SADPO\_ [ 7 : 0 ]      SCMD0\_ [ 8 : 0 ]      [ 5 , 8 , 11 , 17 , 18 , 28 , 48 , 56 , 68 ]

SADPO_0	1.01	PADCO	BAD0	8	CMD_RO
SADPO_1	1.11	PADC1	BAD1	7	CMD_R1
SADPO_2	1.21	PADC2	BAD2	6	CMD_R2
SADPO_3	1.31	PADC3	BAD3	5	CMD_R3
SADPO_4	1.40	PADC4	BAD4	4	CMD_R4
SADPO_5	1.52	PADC5	BAD5	3	CMD_R5
SADPO_6	1.62	PADC6	BAD6	2	CMD_R6
SADPO_7	1.72	PADC7	BAD7	1	CMD_R7
SCMD0_0	1.73	PCMD0	BAD0	19	CMDP_R
SCMD0_1	1.74	PCMD1	BAD1	18	CMDP_R1
SCMD0_2	1.75	PCMD2	BAD2	17	CMDP_R2
SCMD0_3	1.77	PCMD3	BAD3	16	CMDP_R3
SCMD0_4	1.78	PCMD4	BAD4	15	CMDP_R4
SCMD0_5	1.79	PCMD5	BAD5	14	CMDP_R5
SCMD0_6	1.80	PCMD6	BAD6	13	CMDP_R6
SCMD0_7	1.81	PCMD7	BAD7	12	CMDP_R7
[ 1 , 3 ]	SCMDPO	1.83	PCMDP	11	CMDP_R
[ 1 , 1 ]	^VALOUT0	1.97	VALIN0	4	AVIN
[ 1 , 1 ]	^RELEASE0	1.98	RELEASE0	3	DVOUT
[ 1 , 1 ]	^VALIN_G0	1.99	VALIN_G0	2	DVIN
[ 1 , 1 ]	^RELEASE_G0	1.94	RELEASE_G0	2	DVOUT
[ 1 , 1 ]	^READY_G0	1.85	READY_G0	1	VALIN
[ 1 , 1 ]	^READY_D0	1.86	READY_D0	1	VALIN
[ 1 , 1 ]	^TICKO_G0	1.88	TICKO_G0	1	VALIN
[ 1 , 1 ]	^TICKD_G0	1.90	TICKD_G0	1	VALIN
[ 1 , 1 ]	^TICKERR_G0	2.03	TICKERR_G0	1	VALIN
[ 1 , 2 ]	^TICKO_O	2.04	TICKL_O	1	VALIN
[ 1 , 2 ]	^RELEASE_L0	2.00	RELEASE_L0	1	VALIN
[ 1 , 4 ]	^TICKF	2.01	SILVACK	1	VALIN
[ 1 , 2 ]	^PCKEN_GND	2.02	PCKEN_GND	1	VALIN
[ 1 , 2 ]	^VALIN_GND	1.93	VALIN_GND	1	VALIN
[ 1 , 3 ]	LED0_0	1.94	LED0_0	1	VALIN
[ 1 , 3 ]	LED0_1	1.95	LED0_1	1	VALIN
[ 1 , 3 ]	GND	2.03	SUBPOSS	1	VALIN
[ 1 , 3 ]	GND	2.08	CA302	1	VALIN



[ 2 , 3 , 5 , 6 , 8 , 9 , 11 , 12 ]

Not mounted

/PCKEN

[ 5 , 8 , 11 , 17 , 18 , 28 , 48 , 56 , 68 ]

dde Dansk Data Elektronik A/S

Issue 0 940825 CPU301 Module


Issue 1 950131 Global agent 0

Issue 2

Issue 3

File: cpu301 Page: 2 of 73


SAD0-[6:0] [ 6 : 0 ] LAD\_R[6:3:0], LADP\_R[7:0] [ 6 , 9 , 12 , 34 , 51 , 59 , 60 , 69 ]



SAD0-[7:0] [ 7 : 0 ]


SCMDPO [ 8 : 0 ]

LCMD\_R[7:0] [ 6 , 9 , 12 , 17 , 18 , 25 , 61 , 69 ]



SCMDP [ 1 : 2 ]

LCMDP\_R [ 6 , 9 , 12 , 52 , 61 ]



LAD\_R[6:3:0], LADP\_R[7:0]

[ 6 , 9 , 12 , 34 , 51 , 59 , 60 , 69 ]

TCLKO\_1, TCLKO\_-1




[ 1 , 3 ]

RCLKO\_1, RCLKO\_-1

[ 1 , 3 ]

RAV1, RAV1\_-R

[ 6 , 9 , 12 , 17 , 18 , 25 , 61 , 69 ]



CPU301 Module

[ 21 ]

IBARSO

[ 21 ]

IBAGRAUTO

[ 21 ]

IBRC1K0

[ 53 ]

Local agent o

[ 1 , 10 ]

IBTC1K0

[ 53 ]

VDD

[ 39 , 65 ]

ID[3:0]

[ 1 , 11 ]


POS1

[ 21 , 14 ]

ID[2:1]

[ 21 , 15 ]

File: CPU301 Page: 3 of 73



File: CPU301	Page: 4 of 73
Issue 0	940825
Issue 1	950131
Issue 2	
Issue 3	

File: CPU301	Page: 4 of 73
dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	
Issue 3	

SAD1\_ [ 6 : 0 ]      SAD1\_ [ 7 : 0 ]      SAD1\_ [ 8 : 0 ]

SAD1_0	9.2	PAD0	U.3	BAD0	8.9	AD_RO
SAD1_1	9.3	PAD1	U.2	BAD1	8.8	AD_R1
SAD1_2	9.4	PAD2	U.1	BAD2	8.7	AD_R2
SAD1_3	9.5	PAD3	U.0	BAD3	8.6	AD_R3
SAD1_4	9.6	PAD4	U.4	BAD4	8.5	AD_R4
SAD1_5	9.8	PAD5	U.5	BAD5	8.3	AD_R5
SAD1_6	9.9	PAD6	U.6	BAD6	8.2	AD_R6
SAD1_7	1.00	PAD7	U.7	BAD7	8.1	AD_R7
SAD1_8	1.02	PAD8	U.8	BAD8	7.9	AD_R8
SAD1_9	1.03	PAD9	U.9	BAD9	7.8	AD_R9
SAD1_10	1.04	PAD10	U.10	BAD10	7.7	AD_R10
SAD1_11	1.05	PAD11	U.11	BAD11	7.6	AD_R11
SAD1_12	1.06	PAD12	U.12	BAD12	7.5	AD_R12
SAD1_13	1.07	PAD13	U.13	BAD13	7.4	AD_R13
SAD1_14	1.09	PAD14	U.14	BAD14	7.2	AD_R14
SAD1_15	1.10	PAD15	U.15	BAD15	7.1	AD_R15
SAD1_16	1.12	PAD16	U.16	BAD16	6.9	AD_R16
SAD1_17	1.13	PAD17	U.17	BAD17	6.8	AD_R17
SAD1_18	1.14	PAD18	U.18	BAD18	6.7	AD_R18
SAD1_19	1.15	PAD19	U.19	BAD19	6.6	AD_R19
SAD1_20	1.16	PAD20	U.20	BAD20	6.5	AD_R20
SAD1_21	1.17	PAD21	U.21	BAD21	6.4	AD_R21
SAD1_22	1.18	PAD22	U.22	BAD22	6.3	AD_R22
SAD1_23	1.20	PAD23	U.23	BAD23	6.1	AD_R23
SAD1_24	1.22	PAD24	U.24	BAD24	5.9	AD_R24
SAD1_25	1.23	PAD25	U.25	BAD25	5.8	AD_R25
SAD1_26	1.24	PAD26	U.26	BAD26	5.7	AD_R26
SAD1_27	1.25	PAD27	U.27	BAD27	5.6	AD_R27
SAD1_28	1.26	PAD28	U.28	BAD28	5.5	AD_R28
SAD1_29	1.27	PAD29	U.29	BAD29	5.4	AD_R29
SAD1_30	1.28	PAD30	U.30	BAD30	5.3	AD_R30
SAD1_31	1.29	PAD31	U.31	BAD31	5.2	AD_R31
SAD1_32	1.30	PAD32	U.32	BAD32	5.1	AD_R32
SAD1_33	1.32	PAD33	U.33	BAD33	5.0	AD_R33
SAD1_34	1.34	PAD34	U.34	BAD34	4.9	AD_R34
SAD1_35	1.35	PAD35	U.35	BAD35	4.8	AD_R35
SAD1_36	1.36	PAD36	U.36	BAD36	4.7	AD_R36
SAD1_37	1.37	PAD37	U.37	BAD37	4.6	AD_R37
SAD1_38	1.38	PAD38	U.38	BAD38	4.5	AD_R38
SAD1_39	1.39	PAD39	U.39	BAD39	4.4	AD_R39
SAD1_40	1.40	PAD40	U.40	BAD40	4.0	AD_R40
SAD1_41	1.42	PAD41	U.41	BAD41	3.9	AD_R41
SAD1_42	1.44	PAD42	U.42	BAD42	3.8	AD_R42
SAD1_43	1.45	PAD43	U.43	BAD43	3.7	AD_R43
SAD1_44	1.46	PAD44	U.44	BAD44	3.6	AD_R44
SAD1_45	1.47	PAD45	U.45	BAD45	3.5	AD_R45
SAD1_46	1.48	PAD46	U.46	BAD46	3.4	AD_R46
SAD1_47	1.49	PAD47	U.47	BAD47	3.3	AD_R47
SAD1_48	1.50	PAD48	U.48	BAD48	3.2	AD_R48
SAD1_49	1.53	PAD49	U.49	BAD49	3.0	AD_R49
SAD1_50	1.55	PAD50	U.50	BAD50	2.9	AD_R50
SAD1_51	1.57	PAD51	U.51	BAD51	2.8	AD_R51
SAD1_52	1.58	PAD52	U.52	BAD52	2.7	AD_R52
SAD1_53	1.59	PAD53	U.53	BAD53	2.6	AD_R53
SAD1_54	1.60	PAD54	U.54	BAD54	2.1	AD_R54
SAD1_55	1.61	PAD55	U.55	BAD55	2.0	AD_R55
SAD1_56	1.63	PAD56	U.56	BAD56	1.8	AD_R56
SAD1_57	1.64	PAD57	U.57	BAD57	1.7	AD_R57
SAD1_58	1.66	PAD58	U.58	BAD58	1.5	AD_R58
SAD1_59	1.67	PAD59	U.59	BAD59	1.4	AD_R59
SAD1_60	1.68	PAD60	U.60	BAD60	1.3	AD_R60
SAD1_61	1.69	PAD61	U.61	BAD61	1.2	AD_R61
SAD1_62	1.70	PAD62	U.62	BAD62	1.1	AD_R62
SAD1_63	1.71	PAD63	U.63	BAD63	1.0	AD_R63

SADP1\_ [ 7 : 0 ]

SADP1_0	1.01	PADC0	U.1	BADC0	8.0	CMD_R [ 7 : 0 ]
SADP1_1	1.11	PADC1	U.2	BADC1	7.0	ADP_R0
SADP1_2	1.21	PADC2	U.3	BADC2	6.0	ADP_R1
SADP1_3	1.31	PADC3	U.4	BADC3	5.0	ADP_R2
SADP1_4	1.40	PADC4	U.5	BADC4	4.1	ADP_R3
SADP1_5	1.52	PADC5	U.6	BADC5	3.2	ADP_R4
SADP1_6	1.52	PADC6	U.7	BADC6	1.9	ADP_R5
SADP1_7	1.72	PADC7	U.8	BADC7	1.7	ADP_R6

SCMD1\_ [ 8 : 0 ]

SCMD1_0	1.73	PCMD0	U.9	CMDO	9	CMD_R0
SCMD1_1	1.74	PCMD1	U.10	CMDO	8	CMD_R1
SCMD1_2	1.75	PCMD2	U.11	CMDO	7	CMD_R2
SCMD1_3	1.77	PCMD3	U.12	CMDO	6	CMD_R3
SCMD1_4	1.78	PCMD4	U.13	CMDO	4	CMD_R4
SCMD1_5	1.79	PCMD5	U.14	CMDO	3	CMD_R5
SCMD1_6	1.80	PCMD6	U.15	CMDO	2	CMD_R6
SCMD1_7	1.81	PCMD7	U.16	CMDO	1	CMD_R7

{CMDP1}

[ 4 ]	/VALOUT1	1.97	ZLIN	AVIN	2.37	CMDP1_R
[ 4 ]	/RELEASE1	1.98	SLIS	DVIN	2.35	AVAL_R
[ 15 ]	VDD	1.94	SPIKEQ	DVIN	2.36	DVAL_R
[ 4 ]	/RELEASE1	1.95	SLIS	SHDN	2.26	BUSY_JN1
[ 15 ]	READY	1.96	SLIS	SHDN	2.25	JN1
[ 15 ]	READY	1.96	SLIS	SHDN	2.24	SHDN_OUT1
[ 15 ]	READY	1.96	SLIS	SHDN	2.23	SHDN_OUT2
[ 15 ]	READY	1.96	SLIS	SHDN	2.24	SHDN_OUT3
[ 15 ]	READY	1.96	SLIS	SHDN	2.23	SHDN_OUT4
[ 15 ]	READY	1.96	SLIS	SHDN	2.22	SHDN_OUT5
[ 15 ]	READY	1.96	SLIS	SHDN	2.21	SHDN_OUT6
[ 15 ]	READY	1.96	SLIS	SHDN	2.20	SHDN_OUT7
[ 15 ]	READY	1.96	SLIS	SHDN	2.19	SHDN_OUT8
[ 15 ]	READY	1.96	SLIS	SHDN	2.18	SHDN_OUT9
[ 15 ]	READY	1.96	SLIS	SHDN	2.17	SHDN_OUT10
[ 15 ]	READY	1.96	SLIS	SHDN	2.16	SHDN_OUT11
[ 15 ]	READY	1.96	SLIS	SHDN	2.15	SHDN_OUT12
[ 15 ]	READY	1.96	SLIS	SHDN	2.14	SHDN_OUT13
[ 15 ]	READY	1.96	SLIS	SHDN	2.13	SHDN_OUT14
[ 15 ]	READY	1.96	SLIS	SHDN	2.12	SHDN_OUT15
[ 15 ]	READY	1.96	SLIS	SHDN	2.11	SHDN_OUT16
[ 15 ]	READY	1.96	SLIS	SHDN	2.10	SHDN_OUT17
[ 15 ]	READY	1.96	SLIS	SHDN	2.09	SHDN_OUT18
[ 15 ]	READY	1.96	SLIS	SHDN	2.08	SHDN_OUT19

/RELEASE\_L1

[ 6 ]	/RELEASE_L1	1.91	STVAC	BARO	2.28	REF
[ 14 ]	TREF	2.01	STVAC	BARO	2.27	REF
[ 12 ]	/PICHEN	2.02	TCHECK	BARO	2.26	REF
[ 14 ]	GND	2.03	TCHECK	BARO	2.25	REF
[ 14 ]	TCICK1_0	2.04	TCHECK	BARO	2.24	REF
[ 6 ]	/EXTRO_L1	2.00	TCHECK	BARO	2.23	REF
[ 6 ]	/EXTRO_L1	1.94	TCHECK	BARO	2.22	REF
[ 14 ]	TREF	1.95	TCHECK	BARO	2.21	REF
[ 12 ]	/PICHEN	2.08	TCHECK	BARO	2.20	REF
[ 13 ]	LED1_0	1.93	NTR1	BARO	2.19	REF
[ 13 ]	LED1_1	1.94	LAMP1	BARO	2.18	REF
[ 6 ]	VDD	1.95	TCHECK	BARO	2.17	REF
[ 6 ]	GND	2.09	TCHECK	BARO	2.16	REF

/RELEASE\_L2

[ 13 ]	LEO1_0	1.93	LEO1_0	LEO1_0	2.16	REF
[ 13 ]	LEO1_1	1.94	LEO1_1	LEO1_1	2.15	REF
[ 6 ]	VDD	1.95	LEO1_1	LEO1_1	2.14	REF
[ 6 ]	GND	2.09	LEO1_1	LEO1_1	2.13	REF

dde


Issue 0	940825	CPU301 Module
Issue 1	950131	Global agent 1
Issue 2	209	Subpos1
Issue 3	208	Subpos1

Dansk Data Elektronik A/S

Issue 0	940825	CPU301 Module
Issue 1	950131	Global agent 1
Issue 2	209	Subpos1
Issue 3	208	Subpos1


File: CPU301 Page: 5 of 73





dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Connectors 2
Issue 2	950131 BIG B25
Issue 3	950131 RNPak2 - 25P


SAD2\_ [ 6 : 0 ] AD\_R [ 6 : 0 ] , ADP\_R [ 7 : 0 ] [ 2 , 5 , 11 , 29 , 43 , 46 , 54 , 55 , 68 ]



SADP2\_ [ 7 : 0 ]

CMD\_R [ 7 : 0 ]



[ 2 , 5 , 11 , 17 , 18 , 28 , 48 , 56 , 68 ]



SCMD2\_ [ 8 : 0 ]



CMDP\_R

[ 2 , 5 , 11 , 48 , 56 , 68 , 69 ]





File: cpu301	Page: 8 of 73
Issue 0	940825 CPU301 Module
Issue 1	950131 Global agent 2
Issue 2	104202
Issue 3	139.65

LAD\_R [ 63 : 0 ] LADP\_R [ 7 : 0 ] [ 3 , 6 , 12 , 34 , 51 , 59 , 60 , 69 ]



LCMD\_R [ 7 : 0 ] [ 3 , 6 , 12 , 17 , 18 , 28 , 52 , 61 , 69 ]







Issue 0	940825	CPU301 Module
Issue 1	950131	Connectors 3
Issue 2		
Issue 3		
File: cpu301	Page:10	of 73

Issue 0	940825	CPU301 Module
Issue 1	950131	Connectors 3
Issue 2		
Issue 3		
File: cpu301	Page:10	of 73


AD\_R [ 63 : 0 ] , ADP\_R [ 7 : 0 ] [ 2 , 5 , 8 , 29 , 43 , 46 , 54 , 55 , 68 ]




SAD3—[6 : 0] LAD\_R [6 : 0], LADP\_R [7 : 0] [3, 6, 9, 34, 51, 59, 60, 69]









[13]	LED3_2	Issue 0	940825	CPU301 Module
[13]	LED3_3	Issue 1	950131	Local agent 3
	VDD	Issue 2		
	VDD	Issue 3		
	VDD	File: CPU301	Page: 12	of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Programmable LEDs
Issue 2	
Issue 3	File: cpu301 Page:13 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Reset counters
Issue 2	
Issue 3	File: cpu301 Page:14 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Gating towards processors
Issue 2	
Issue 3	
File:	cpu301 Page:15 of 73

U1.3 [ 2 , 4,4 ] /BUSY\_OUT0 1  
[ 5 , 4,4 ] /BUSY\_OUT1 2  
[ 8 , 4,4 ] /BUSY\_OUT2 4  
[ 11 , 4,4 ] /BUSY\_OUT3 5

[ 2 , 4,4 ] /BUSY\_OUT0 1  
[ 5 , 4,4 ] /BUSY\_OUT1 2  
[ 8 , 4,4 ] /BUSY\_OUT2 4  
[ 11 , 4,4 ] /BUSY\_OUT3 5  
BUSY\_OUT0123 [ 23 , 24 ]

74AS2OD

[ 2 , 4,4 ] /BUSY\_OUT0 1  
[ 5 , 4,4 ] /BUSY\_OUT1 2  
[ 8 , 4,4 ] /BUSY\_OUT2 3  
[ 11 , 4,4 ] /BUSY\_OUT3 4  
[ 20 , 7,3 ] /BUSY\_EXTD 5

VDD 6  
VDD 7  
VDD 8

BUSY\_OUT [ 5,8 ]

74AS3OD

[ 2 , 2,3 ] /INTV\_OUT0 1  
[ 5 , 2,3 ] /INTV\_OUT1 2  
[ 8 , 2,4 ] /INTV\_OUT2 3  
[ 11 , 2,4 ] /INTV\_OUT3 4  
[ 4,4 ] /INTV\_BOOT 5

VDD 6  
VDD 7  
VDD 8

INTV\_OUT [ 17 , 58 ]

74AS3OD

[ 2 , 2,3 ] /SHRD\_OUT0 1  
[ 5 ] /SHRD\_OUT1 2  
[ 8 ] /SHRD\_OUT2 3  
[ 11 ] /SHRD\_OUT3 4  
[ 2,3 ] /SHRD\_SNPO 5  
[ 24 ] /SHRD\_SNPP2 6

VDD 7  
VDD 8  
VDD 9

SHRD\_OUT [ 5,8 ]

74AS3OD

[ 2 ] /PERR0 1  
[ 5 ] /PERR1 2  
[ 8 ] /PERR2 3  
[ 11 ] /PERR3 4

VDD 5  
VDD 6  
VDD 7  
VDD 8

PERR\_OUT [ 40 , 58 ]

74AS2OD

[ 3 ] /LBUSY\_OUT0 1  
[ 6 ] /LBUSY\_OUT1 2  
[ 9 ] /LBUSY\_OUT2 4  
[ 12 ] /LBUSY\_OUT3 5

LBUSY\_OUT [ 26 , 27 ]

[ 3 ] /LINTV\_OUT0 1  
[ 6 ] /LINTV\_OUT1 2  
[ 9 ] /LINTV\_OUT2 4  
[ 12 ] /LINTV\_OUT3 5

LINTV\_OUT [ 17 , 63 ]

[ 3 , 26 ] /LSHRD\_OUT0 1  
[ 6 , 26 ] /LSHRD\_OUT1 2  
[ 9 , 27 ] /LSHRD\_OUT2 4  
[ 12 , 27 ] /LSHRD\_OUT3 5

LSHRD\_OUT [ 6,3 ]

[ 3 ] /LPERRO 1  
[ 6 ] /LPERRL1 2  
[ 9 ] /LPERR2 3  
[ 12 ] /LPERR3 4

LPERRO [ 40 , 63 ]

[ 3 ] /LERROR\_OUT 1  
[ 6 ] /LERROR\_OUT 2  
[ 9 ] /LERROR\_OUT 3  
[ 12 ] /LERROR\_OUT 4

LERROR\_OUT [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4

CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4

CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4

CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4

CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4

CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4



CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4


CPU301\_Module [ 40 , 63 ]

[ 3 ] /CPU301\_Module 1  
[ 6 ] Gating\_towards\_system\_bus 2  
[ 9 ] 3  
[ 12 ] 4


CPU301\_Module [ 40 , 63 ]




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global and local output enable control
Issue 2	
Issue 3	
	File: cpu301 Page:17 of 73




dde	Dansk Data Elektronik A/S	CPU301 Module
Issue 0	940825	Pull-down for
Issue 1	950131	address and data valid
Issue 2		
Issue 3		
	File: cp301	Page: 18 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global and local bus request decoder
Issue 2	
Issue 3	






dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local bus arbitration
Issue 2	
Issue 3	

[16, 73] LBUSY\_EXTD  
 [63] LARBIT\_R  
 [17, 18, 21, 49, 50, 63] LARBIT\_OUT  
 [25] LFISHY  
 [14, 20] C16US  
 [25, 26] LFISHO

[ 28 , 40 , 44 , 47 ]  
**GCR6**  
**SHRD\_R**  
[ 2 , 5 , 8 , 11 , 58 ]  
**GCR5**  
[ 28 , 40 , 47 ]  
**GCR4**  
[ 28 , 47 ]  
**GCR3**


[ 28 , 40 , 44 , 47 ]  
**GCR6**  
**SHRD\_R**  
[ 2 , 5 , 8 , 11 , 58 ]  
**GCR5**  
[ 28 , 40 , 47 ]  
**GCR4**  
[ 28 , 47 ]  
**GCR3**



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global snooper control
Issue 2	
Issue 3	
	File: cpu301 Page:22 of 73

[29 , 40]      GAR[35 : 3]  
 [29]      GAR[21 : 20]A

[2 , 16 , 73]      /INTV\_OUT0  
 [5 , 16 , 73]      /INTV\_OUT1  
 [22 , 24]      GF3




dde	Dansk Data Elektronik A/S	[ 5 ]
Issue 0	940825	CPU301 Module
Issue 1	950131	Global Super Snooper 0-1
Issue 2		
Issue 3		
	File: CPU301	Page: 23 of 73

[ 29 , 40 ]  
GAR[35:31]  
GAR[21:20]A


[ 8 , 16 , 73 ]  
/INTV\_OUT2  
/INTV\_OUT3  
[ 11 , 16 , 73 ]  
/INTV\_OUT3  
GF3

[ 23 ]  
TURN  
[ 23 ]  
BUSY\_OUT0123  
FISH3  
GF1

[ 53 ]  
CLK1  
[ 58 ]  
RESET\_R  
[ 22 ]  
/HIT\_GS21  
[ 22 , 23 ]  
/HIT\_GS20  
[ 32 ]  
/HIT\_GS31  
[ 33 ]  
/HIT\_GS31  
[ 33 ]  
/HIT\_GS30




GSS1\_D[7:0]




dde	Dansk Data Elektronik A/S
Issue 0	CPU301 Module
Issue 1	Global Super Snooper 2-3
Issue 2	
Issue 3	

Page: 24 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local snooper control
Issue 2	
Issue 3	File: cpu301 Page: 25 of 73





dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local super snooper 0 - 1
Issue 2	
Issue 3	File: cpu301 Page: 26 of 73

[ 3.4 ]      LAR[35:3]  
 [ 3.4 ]      LAR[21:20]A


[ 9,16,73 ]    /LINTV\_OUT2  
 [ 12,16,73 ]   /LINTV\_OUT3  
 [ 25,26 ]      LF3

[ 2.6 ]      LTURN  
 [ 1.6,2.6 ]    LBUSY\_OUT0123  
 [ 2.5 ]      LEISH3  
 [ 2.5,2.6 ]    LF1




LSNPHIT3 [ 1.2 ]  
 LHOLD2 [ 7.3 ]  
 LSHRD\_SNP2 [ 1.6 ]  
 LHOLD3 [ 7.3 ]  
 LSNPHIT2 [ 9.1 ]

dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local Super Snooper 2-3
Issue 2	
Issue 3	File: cpu301 Page: 27 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global and local
Issue 2	command register
Issue 3	File: cpu301 Page:28 of 73


1 OF 3 : CACHE & BLOCK SIZE



GAR[35:3] [23, 24, 30-33, 39-41, 45]

dde Dansk Data Elektronik A/S


Issue 0	940825	CPU301 Module
Issue 1	950131	Global address register
Issue 2		
Issue 3		File: CPU301 Page: 29 of 73





dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global snooper o
Issue 2	
Issue 3	
Page:	30 of 73

TGSO\_0 [35:20]

[ 29 , 40 ] GAR [ 35 : 3 ]  
 [ 22 ] /OE\_GSB




[ 29 ] GAR [ 21 : 20 ] A  
 [ 22 ] /WE\_GS1  
 [ 22 ] /OE\_GS1




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global snooper 1
Issue 2	
Issue 3	File: cpu301 Page: 31 of 73

[ 29 , 40 ] GAR [ 35 : 3 ]  
 [ 22 ] /OE\_GSB



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global snooper 2
Issue 2	
Issue 3	File: cpu301 Page: 32 of 73

[29 : 40] GAR [35 : 3]      [22] /OE\_GSB




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global snooper 3
Issue 2	
Issue 3	File: cpu301 Page: 33 of 73

[ 3 , 6 , 9 , 12 , 51 , 59 , 60 ]  
 LAD\_R[63:0],LADP\_R[7:0]

[18] /CE\_LAR  
 [53] CLK7

1 OF 3 : CACHE & BLOCK SIZE:



LAR[35:3]  
 [26,27,35-38,49]

dde      Dansk Data Elektronik A/S



Issue 0      940825      CPU301 Module

Issue 1      950131      Local address register


Issue 2      File: cpu301 Page: 34 of 73

Issue 3      File: cpu301 Page: 34 of 73

[ 34 ] LAR [ 35 : 3 ]  
 [ 25 ] /OE\_LSB




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local snooper o
Issue 2	
Issue 3	File: cpu301 Page: 35 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local snooper 1
Issue 2	
Issue 3	
	File: Cpu301 Page: 36 of 73

[ 3.4 ] LAR [ 35 : 3 ]  
 [ 25 ] /OE\_LSB




TLS2-[ 35 : 20 ]


dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	CPU301 Module
Issue 2	Local snooper 2
Issue 3	File: cpu301 Page: 37 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	Local snooper 3
Issue 3	File: cpu301 Page: 38 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global control
Issue 2	space decode
Issue 3	File: cpu301 Page: 39 of 73




dde	Dansk Data Elektronik A/S		
Issue 0	940B25	CPU301 Module	
Issue 1	950131	Global control space	
Issue 2		control	
Issue 3		File: cp301	Page: 40 of 73





FCN PROM mounted in socket.

dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Module ID and FCN PROMs .
Issue 2	
Issue 3	File: cpu301 Page: 41 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Processor module
Issue 2	ID register
Issue 3	File: pu301 Page: 42 of 73






dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Boot control
Issue 2	
Issue 3	File: cpu301 Page: 44 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Boot PROM
Issue 2	
Issue 3	File: cpu301 Page: 45 of 73




AD\_R[63:0], ADP\_R[7:0]  
 [2,5,8,11,29,43,68]


dde	Dansk Data Elektronik A/S
Issue 0	CPU301 Module
Issue 1	Boot register
Issue 2	
Issue 3	File: cpu301 Page: 46 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global dummy
Issue 2	block generator
Issue 3	File: cpu301 Page: 47 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global data identifier
Issue 2	Output register
Issue 3	File: cpu301 Page: 48 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local control space decode
Issue 2	and target acknowledge
Issue 3	File: cpu301 Page: 49 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local dummy block generator
Issue 2	
Issue 3	
	File: cpu301 Page: 50 of 73




[3, 6, 9, 12, 34, 69]	
dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	
Issue 3	
CPU301 Module	
Local dummy data	
File: cpu301	Page: 51 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local data identifier
Issue 2	output register
Issue 3	File: cpu301 Page:52 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940826
Issue 1	950131
Issue 2	CPU301 Module
Issue 3	Clock distribution
	File: cpu301 Page: 53 of 73



AD\_R[63:0], ADP\_R[7:0]  
[2, 5, 8, 11, 29, 43, 68]

/AD[63:0], /ADP[7:0]


dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global address/data transceiver
Issue 2	
Issue 3	File: cpu301 Page: 54 of 73




AD\_R[63:0], ADP\_R[7:0]  
[2, 5, 8, 11, 29, 43, 68]

/AD[63:0], /ADP[7:0]


dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global address/data
Issue 2	transceiver
Issue 3	File: cpu301 Page: 55 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	CPU301 Module
Issue 2	Global command and valid
Issue 3	transceiver
	File: CPU301 Page: 56 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global bus request
Issue 2	transceiver
Issue 3	File: cpu301 Page: 57 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Global control transceiver
Issue 2	
Issue 3	File: cput301 Page: 58 of 73




LAD\_R[63:0], LADP\_R[7:0]

[3, 6, 9, 12, 34, 69]

/LADP[63:0], /LADP[7:0]


ddc	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local address/data transceiver
Issue 2	
Issue 3	
	File: cpu301 Page: 59 of 73




LAD\_R[63:0], LADP\_R[7:0]  
 [3, 6, 9, 12, 34, 69]

/LAD[63:0], /LADP[7:0]


dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Local address/data transceiver
Issue 2	
Issue 3	
	File: cpu301 Page: 60 of 73




dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	Local command and valid transceiver
Issue 3	File: CPU301 Page: 61 of 73




dde	Dansk Data Elektronik A/S
Issue 0	CPU301 Module
Issue 1	Local bus request
Issue 2	transceiver
Issue 3	File: cpu301 Page: 62




Issue 0	940825	CPU301 Module
Issue 1	950131	Local control transceiver
Issue 2		
Issue 3		
dde	Dansk Data Elektronik A/S	




dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	Connector (row 1-25)
Issue 3	File: cpu301 Page: 64 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Connector (row 26-50)
Issue 2	
Issue 3	
	File: cpu301 Page: 65 of 73





dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	Connector (row 51-75)
Issue 3	File: cpu301 Page: 66 of 73



dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	Connector (row 76-100)
Issue 3	File: cpu301 Page: 67 of 73



[2, 5, 8, 11, 43, 46, 54, 55]  
AD\_R[63:0] ADP\_R[7:0]



[2, 5, 8, 11, 48, 56]  
CMD\_R[7:0]  
[2, 5, 8, 11, 48, 56]  
CMDP\_R  
[2, 5, 8, 11, 18, 22, 56]  
AVAL\_R  
[2, 5, 8, 11, 18, 22, 48, 56]  
DVAL\_R

dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Internal global bus term.
Issue 2	
Issue 3	
	File: CPU301 Page: 68 of 73


[ 3 , 6 , 9 , 12 , 51 , 59 , 60 ]  
 LAD\_R[63:0] , LADP\_R[7:0]



[ 3 , 6 , 9 , 12 , 52 , 61 ] LCMD\_R[7:0]  
 [ 3 , 6 , 9 , 12 , 52 , 61 ] LCMDB\_R  
 [ 3 , 6 , 9 , 12 , 18 , 25 , 61 ] LAVFL\_R  
 [ 3 , 6 , 9 , 12 , 18 , 25 , 52 , 61 ] LDVFL\_R


dde	Dansk Data Elektronik A/S
Issue 0	CPU301 Module
Issue 1	Internal local bus term.
Issue 2	
Issue 3	File: cPU301 Page: 69 of 73

Chip level decoupling: 22nF/chip, 2 \* 22nF/MCH chip, and 8 \* 22nF/agent chip.




dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	CPU301 Module
Issue 2	950131
Issue 3	Decoupling capacitors
	File: cpu301 Page: 70 of 73

Chip level decoupling: 22nF/chip, 2 \*22nF/MACH chip, and 8 \*22nF/agent chip.




dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	Decoupling capacitors
Issue 3	File: CPU301 Page: 71 of 73

Chip level decoupling: 22nF/chip, 2\*22nF/MACH chip, and 8\*22nF/agent chip.




dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Decoupling capacitors
Issue 2	
Issue 3	

[20, 40, 44, 47, 58, 73] BUSY\_R



R156-161 and R167-172 are  
not mounted for bad CA302.

[21, 50, 63, 73] LBUSY\_R



dde	Dansk Data Elektronik A/S
Issue 0	940825 CPU301 Module
Issue 1	950131 Controlled intervention
Issue 2	for bad CA302
Issue 3	File: cpu301 Page: 73 of 73

**PARTS LIST**

Module: CPU300-1

Date: 950911 Page: 1/2

<u>Part no</u>	<u>Device</u>	<u>Qty</u>	<u>Comp</u>
99020850	22NF	315	C1,C10-313,C322-331
99020851	4.7UF	1	C2
99020849	33UF	8	C314-321
99021413	SSF-LXH1032ID	5	D1,D5,D9,D13,D17
99021412	SSF-LXH1032GD	4	D2,D6,D10,D14
99000227	74S1050D	7	D18-24
99022027	1.000MHZ	1	OSC1
99020305	100R	54	R1-5,R5A,R6-9,R15,R17,R19,R21 R23,R25,R27,R29,R31-32,R35 R38-39,R41,R45,R60,R65,R68,R71 R108-109,R112-113,R116-117 R120-121,R124-125,R128-129 R132-133,R136-137,R139,R141 R143,R145,R147,R149,R151,R153 R162
99020307	82R	2	R10,R12
99020308	130R	2	R11,R13
99020306	220R	33	R14,R16,R18,R20,R22,R24,R26,R28 R30,R106-107,R110-111, R114-115,R118-119,R122-123, R126-127,R130-131,R134-135, R138,R140,R142,R144,R146, 148,R150,R152
99020303	4K7	7	R33,R42,R66-67,R69-70,R92
99020327	3K	2	R34,R43
99020301	1K	14	R40,R44,R50,R52,R54,R56, R62-64,R86-90
99020309	560R	17	R46-48,R72-84,R91
99020325	47R	8	R85,R148,R154-155,R163-166
99020322	0R	8	R51,R55,R58-59,R95,R98,R101, R104
99022235	Netw. 4820P-002-472	1	R36
99022234	Netw. 4820P-002-102	1	R93
99011701	CA302	4	U1,U3,U5,U7
99002411	74F1808D	2	U9,U11
99002412	74F1832D	2	U10,U12
99000831	74AS20D	1	U13
99010804	PALCE20V8-7JC	1	U126
99002413	74F377D	1	U17
99010404	PAL22V10-7JC	1	U18
99010216	PAL20R8-5JC	1	U21
99010902	MACH110-20JC	3	U20,U78,U85
99010904	MACH210-12JC	4	U22,U138-139,U141
99002222	74FCT16823BTPV	6	U26-27,U81-84
99011223	MCM6706AJ10	10	U28-29,U33-34,U38-39,U43-44, U140,U142
99002223	74FCT16244ATPV	5	U30,U35,U40,U45,U77
99002221	74FCT521BTSO	9	U31-32,U36-37,U41-42,U46-47, U70
99010908	MACH220-15JC	1	U71
99012095	N82S123AA / Am27S19AJC	2	U72-73
99002219	74FCT16501ATPV	1	U74
99002408	74F280BD	3	U75-76,U80
99012114	AM29C040-120JC	1	U79
99010604	PALCE16V8H-7JC	2	U86-87
99011218	CY7B991-7JC	1	U96
99005033	MC100H641FN	1	U97
99002500	FB2031BB	10	U98-107

**PARTS LIST**

Module: CPU300-1

Date: 950911 Page: 2/2

<u>Part no</u>	<u>Device</u>	<u>Oty</u>	<u>Comp</u>
99002501	FB2033BB	4	U108-110, U123
99001040	74ALS240D	2	U124-125
99000472	74LS393D	3	U127-129
99002405	74F74D	2	U130-131
99000832	74AS30D	2	U133, U150
99010022	PAL16R6-5JC	1	U136
99002407	74F244D	1	U148
99000830	74AS1004D	1	U149
99040124	3M8062011549-5	16	X00-03, X10-13, X20-23, X30-33
99040111	AMP100147-1	3	X101-102, X104
99040110	AMP100145-1	1	X103
99023228	20-pin PLCC socket	5	U72-73, U86-87, U136
99023229	28-pin PLCC socket	3	U18, U21, U126
99023230	32-pin PLCC socket	1	U79
99023231	44-pin PLCC socket	7	U20, U22, U78, U85, U138-139, U141
99023232	68-pin PLCC socket	1	U71
99030350	PCB CPU301 Issue 2	1	
99068013	Front panel CPU300 Mech. parts CPU30x	1	

**PARTS LIST**

Module: CPU301-1

Date: 950911 Page: 1/2

<u>Part no</u>	<u>Device</u>	<u>Qty</u>	<u>Comp</u>
99020850	22NF	315	C1,C10-313,C322-331
99020851	4.7UF	1	C2
99020849	33UF	8	C314-321
99021413	SSF-LXH1032ID	5	D1,D5,D9,D13,D17
99021412	SSF-LXH1032GD	12	D2-4,D6-8,D10-12,D14-16
99000227	74S1050D	14	D18-31
99022027	1.000MHZ	1	OSC1
99020305	100R	54	R1-5,R5A,R6-9,R15,R17,R19,R21 R23,R25,R27,R29,R31-32,R35 R38-39,R41,R45,R60,R65,R68,R71 R108-109,R112-113,R116-117 R120-121,R124-125,R128-129 R132-133,R136-137,R139,R141 R143,R145,R147,R149,R151,R153 R162
99020307	82R	2	R10,R12
99020308	130R	2	R11,R13
99020306	220R	33	R14,R16,R18,R20,R22,R24,R26,R28 R30,R106-107,R110-111, R114-115,R118-119,R122-123, R126-127,R130-131,R134-135, R138,R140,R142,R144,R146, 148,R150,R152
99020303	4K7	7	R33,R42,R66-67,R69-70,R92
99020327	3K	2	R34,R43
99020301	1K	14	R40,R44,R50,R52,R54,R56, R62-64,R86-90
99020309	560R	17	R46-48,R72-84,R91
99020325	47R	8	R85,R148,R154-155,R163-166
99020322	0R	8	R51,R55,R58-59,R95,R98,R101, R104
99022235	Netw. 4820P-002-472	1	R36
99022234	Netw. 4820P-002-102	1	R93
99011701	CA302	8	U1-8
99002411	74F1808D	2	U9,U11
99002412	74F1832D	2	U10,U12
99000831	74AS20D	2	U13-14
99010804	PALCE20V8-7JC	2	U15,U126
99002413	74F377D	2	U17,U25
99010404	PAL22V10-7JC	2	U18-19
99010216	PAL20R8-5JC	2	U21,U23
99010902	MACH110-20JC	4	U20,U78,U85,U94
99010904	MACH210-12JC	8	U22,U24,U138-139,U141,U143-144 U146
99002222	74FCT16823BTPV	8	U26-27,U48-49,U81-84
99011223	MCM6706AJ10	20	U28-29,U33-34,U38-39,U43-44 U50-51,U55-56,U60-61,U65-66 U140,U142,U145,U147
99002223	74FCT16244ATPV	14	U30,U35,U40,U45,U52,U57,U62,U67 U77,U89-93
99002221	74FCT521BTSo	18	U31-32,U36-37,U41-42,U46-47 U53-54,U58-59,U63-64,U68-70,U88
99010908	MACH220-15JC	1	U71
99012095	N82S123AA / Am27S19AJC	2	U72-73
99002219	74FCT16501ATPV	1	U74
99002408	74F280BD	3	U75-76,U80
99012114	AM29C040-120JC	1	U79
99010604	PALCE16V8H-7JC	3	U86-87,U95

**PARTS LIST**

Module: CPU301-1

Date: 950911 Page: 2/2

<u>Part no</u>	<u>Device</u>	<u>Qty</u>	<u>Comp</u>
99011218	CY7B991-7JC	1	U96
99005033	MC100H641FN	1	U97
99002500	FB2031BB	20	U98-107, U111-120
99002501	FB2033BB	6	U108-110, U121-123
99001040	74ALS240D	2	U124-125
99000472	74LS393D	3	U127-129
99002405	74F74D	2	U130-131
99000832	74AS30D	4	U133-134, U150-151
99010022	PAL16R6-5JC	2	U136-137
99002407	74F244D	1	U148
99000830	74AS1004D	1	U149
99040124	3M8062011549-5	16	X00-03, X10-13, X20-23, X30-33
99040111	AMP100147-1	3	X101-102, X104
99040110	AMP100145-1	1	X103
99023228	20-pin PLCC socket	7	U72-73, U86-87, U95, U136-137
99023229	28-pin PLCC socket	6	U15, U18-19, U21, U23, U126
99023230	32-pin PLCC socket	1	U79
99023231	44-pin PLCC socket	12	U20, U22, U24, U78, U85, U94, U138-139, U141, U143-144, U146
99023232	68-pin PLCC socket	1	U71
99030350	PCB CPU301 Issue 2	1	
99068005	Front panel CPU301 Mech. parts CPU30x	1	

**PLD list**

**Part no:** 99750023      **Status:** Preliminary      **Init:** OHM

**Module:** CPU300-1      **Date:** 950817

**Pcb no:**  
**Page:** 1 / 1

<b>Label</b>	<b>Pos.</b>	<b>Part no.</b>	<b>Type</b>	<b>X-pgm.</b>	<b>File</b>	<b>Checksum</b>
c31011	U18	99010404	PAL22V10-7JC		c31011.jed	5623
c31022	U136	99010022	PAL16R6-5JC		c31022.jed	3ED4
c31030	U20	99010902	MACH110-20JC		c31030.jed	B930
c31041	U21	99010216	PAL20R8-5JC		c31041.jed	6BC4
c31051	U22	99010904	MACH210-12JC		c31051.jed	88BD
c31061	U138	99010904	MACH210-12JC		c31061.jed	807D
c31071	U139	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U141	99010904	MACH210-12JC		c31071.jed	C79D
c31080	U71	99010908	MACH220-15JC		c31080.jed	004F
c31090	U78	99010902	MACH110-20JC		c31090.jed	E876
c31100	U85	99010902	MACH110-20JC		c31100.jed	604D
c31110	U86	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31120	U87	99010604	PALCE16V8H-7JC	R8	c31120.jed	2470
c31130	U126	99010804	PALCE20V8H-7JC		c31130.jed	7914

**PLD list**

**Part no:** 99750020  
**Status:** Preliminary  
**Init:** OHM

**Module:** CPU301-1  
**Date:** 950817

**Pcb no:**  
**Page:** 1 / 1

<b>Label</b>	<b>Pos.</b>	<b>Part no.</b>	<b>Type</b>	<b>x-pgm.</b>	<b>File</b>	<b>Checksum</b>
c31011	U18	99010404	PAL22V10-7JC		c31011.jed	5623
c31011	U19	99010404	PAL22V10-7JC		c31011.jed	5623
c31022	U136	99010022	PAL16R6-5JC		c31022.jed	3ED4
c31022	U137	99010022	PAL16R6-5JC		c31022.jed	3ED4
c31030	U20	99010902	MACH110-20JC		c31030.jed	B930
c31041	U21	99010216	PAL20R8-5JC		c31041.jed	6BC4
c31041	U23	99010216	PAL20R8-5JC		c31041.jed	6BC4
c31051	U22	99010904	MACH210-12JC		c31051.jed	88BD
c31051	U24	99010904	MACH210-12JC		c31051.jed	88BD
c31061	U138	99010904	MACH210-12JC		c31061.jed	807D
c31061	U143	99010904	MACH210-12JC		c31061.jed	807D
c31071	U139	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U141	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U144	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U146	99010904	MACH210-12JC		c31071.jed	C79D
c31080	U71	99010908	MACH220-15JC		c31080.jed	004F
c31090	U78	99010902	MACH110-20JC		c31090.jed	E876
c31100	U85	99010902	MACH110-20JC		c31100.jed	604D
c31100	U94	99010902	MACH110-20JC		c31100.jed	604D
c31110	U86	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31110	U95	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31120	U87	99010604	PALCE16V8H-7JC	R8	c31120.jed	2470
c31130	U126	99010804	PALCE20V8H-7JC		c31130.jed	7914
c31130	U15	99010804	PALCE20V8H-7JC		c31130.jed	7914

# Supermax Field Change Notice no. 149

<b>Module:</b>	CPU300-1 and CPU301-1 CPU module
<b>Date:</b>	95.11.20 (Revision 1)

## Editorial change:

This FCN149 replaces the earlier FCN149 dated 95.09.01. The latter refers to the position of the FCN PROM as U72, which correctly should be U73. The device is still **FCN149**.

## Category:

- Production change.
- Mandatory field change.

## Corrects the error:

The module hitherto has been unable to operate at a bus frequency of 33.3 MHz. In addition, the module name on the front panel may be wrong.

## Needed tools:

Hand tools.

Supermax FCN149-kit, stock number 95101490, consisting of:

- One PAL device labelled **C31022**.
- Five PAL labels **C31051**, **C31061**, 2x **C31071**, and **C31130**.
- Front panel marked **CPU300**.
- One PROM device labelled **FCN149**.

## Description:

- U136: PAL **X31021** -> **C31022**.
- U22: PAL label **X31051** -> **C31051**.
- U138: PAL label **X31061** -> **C31061**.
- U139: PAL label **X31071** -> **C31071**.
- U141: PAL label **X31071** -> **C31071**.
- U126: PAL label **X31130** -> **C31130**.

- U96: Connect CY7B991 pin 4 and 32 (GND) together. Pin 1 is marked by an indented dot.
- U96: Connect CY7B991 pin 6 and 13 (via-hole, GND) together.
- R60: Remove the resistor located in the center of the connector side.
- If the module ID PROM claims that the module is a CPU300 then change the module front panel and return the old to the factory.
- Finally, replace the FCN PROM in U73 with the new **FCN149**.

### **Circuits involved:**

Due to the idiosyncrasies of the ISO9000 requirements I shall reiterate the circuits involved:

- U136, U22, U138, U139, U141, U126: PAL
- U96: CY7B991
- R60: Resistor
- U73: PROM

### **Previous FCN:**

None.

# PRODUCTION CHANGE NOTICE

<b>PCN NO:</b>	95-5 (revision 1)
<b>Date:</b>	November 23, 1995
<b>FCN:</b>	149
<b>Author:</b>	OHM
<b>Module:</b>	CPU300-1 and CPU301-1 CPU module
<b>Part No:</b>	99750023 and 99750020
<b>Introduced from:</b>	TBD by Production

## Editorial change:

This PCN 95-5 replaces the earlier PCN 95-5 dated August 25, 1995. The latter refers to the position of the FCN PROM as U72, which correctly should be U73. Further, a reference to the PCN 95-7 is deleted.

## Reasons for change:

With this change the module will be capable of operating at a bus frequency of 33.3 MHz. This PCN is thus a prerequisite for PCN 95-6. In addition, the module name on the front panel may be wrong.

## Description of change:

U136: PAL x31021 -> c31022.  
U22: PAL label x31051 -> c31051.  
U138: PAL label x31061 -> c31061.  
U139: PAL label x31071 -> c31071.  
U141: PAL label x31071 -> c31071.  
U126: PAL label x31130 -> c31130.  
U96: Connect pin 4 and 32 (GND) together.  
U96: Connect pin 6 and 13 (via-hole, GND) together.  
R60: Remove it.

If the module ID PROM claims that the module is a CPU300 then change the front panel accordingly.

Finally, replace the FCN PROM in U73 with the new FCN149.

## Stock:

All modules must be modified.

## Enclosures:

Field change notice no. 149.