

## PARTS LIST

Part no: ?

Module: CPU305-1

Pcb no: ?

Status: PRELIMINARY

Date: 96-07-30

Page: 1/2

Part no	Device	Qty	Comp
99020850	22NF	315	C1, C10-313, C322-331
99020851	4.7UF/25V	1	C2
99020849	33UF/16V	8	C314-321
99021413	LXH1032ID	5	D1, D5, D9, D13, D17
99021412	LXH1032GD	12	D2-4, D6-8, D10-12, D14-16
99000227	74S1050D	14	D18-31
99022032/27	1.000MHZ	1	OSC1
99020305 ?	100R	48	R5, R5A, R6-9, R15, R17, R19, R21, R23 R25, R27, R29, R31-32, R35, R38-39 R41, R45, R60, R65, R68, R108-109 R112-113, R116-117, R120-121 R124-125, R128-129, R132-133 R136-137, R139, R141, R143, R145 R147, R149, R151, R153
99020307	82R	2	R10, R12
99020308	130R	2	R11, R13
99020306	220R	33	R14, R16, R18, R20, R22, R24, R26, R28 R30, R106-107, R110-111, R114-115 R118-119, R122-123, R126-127 R130-131, R134-135, R138, R140 R142, R144, R146, R148, R150, R152
99020303	4K7	7	R33, R42, R66-67, R69-70, R92
99020327	3K	2	R34, R43
99022235	NET4K7	1	R36
99020301	1K	20	R37, R40, R44, R49-57, R62-64 R86-90
99020309	560R	17	R46-48, R72-84, R91
99022234	NET1K	1	R93
99020322	OR	12	R94-105
1K20603.vi	1K2	288	R200-487
99011702	CA303	8	U1-8
99002411	74F1808D	2	U9, U11
99002412	74F1832D	2	U10, U12
99000831	74AS20D	3	U13-14, U16
99002413	74F377D	2	U17, U25
99010406	PALCE22V10H-7JC	S 2	U18-19
99010902	MACH110-20JC	S 4	U20, U78, U85, U94
99010909	MACH210A-10JC	S 2	U22, U24
99002222	74FCT16823BTPV	8	U26-27, U48-49, U81-84
99011223	MCM6706AJ10	20	U28-29, U33-34, U38-39, U43-44 U50-51, U55-56, U60-61, U65-66 U140, U142, U145, U147
99002223	74FCT16244ATPV	14	U30, U35, U40, U45, U52, U57, U62, U67 U77, U89-93
99002221	74FCT521BTSO	18	U31-32, U36-37, U41-42, U46-47 U53-54, U58-59, U63-64, U68-70, U88
99010908	MACH220-15JC	S 1	U71
99012095	82S123AA	S 2	U72-73
99002219	74FCT16501ATPV	1	U74
99002408	74F280BD	3	U75-76, U80
99012114	AM29C040-120JC	1	U79
99010604	PALCE16V8H-7JC	S 2	U86, U95
99010604	PALCE16V8H-7JC_8	S 1	U87
99011218	CY7B991-7JC	1	U96
99005033	MC100H641FN	1	U97
99002500	FB2031B	20	U98-107, U111-120
99002501	FB2033B	6	U108-110, U121-123
99001040	74ALS240D	2	U124-125

## PARTS LIST

Part no: ?

Module: CPU305-1

Pcb no: ?

Status: PRELIMINARY

Date: 96-07-30

Page: 2/2

Part no	Device	Qty	Comp
99000472	74LS393D	3	U127-129
99002405	74F74D	2	U130-131
99000832	74AS30D	3	U132-134
99010022	PAL16R6-5JC	S 2	U136-137
99010904	MACH210-12JC	S 6	U138-139, U141, U143-144, U146
99002407	74F244D	1	U148
99000830	74AS1004D	1	U149
99040151	3M955515	16	X00-03, X10-13, X20-23, X30-33
99040111	AMP100147-1	3	X101-102, X104
99040110	AMP100145-1	1	X103
99023228	20P SOKKEL	7	U72-73, U86, U95, U87, U136-137
99023229	28P SOKKEL	2	U18-19
99023230	32P SOKKEL	1	U79
99023231	44P SOKKEL	12	U20, U78, U85, U94, U22 U24, U138-139, U141 U143-144, U146
99023232	68P SOKKEL	1	U71
99030332	PRINT CPU301 ISS. 0	1	
990680XX	FORPLADE CPU 305	1	

PLD list

Part no: ????????  
 Status: Preliminary  
 Init: AAJ

Module: CPU305-0  
 Date: 96-04-17

Pcb no:  
 Page: 1 / 1

<u>Label</u>	<u>Pos.</u>	<u>Part no.</u>	<u>Type</u>	<u>X-pgm.</u>	<u>File</u>	<u>Checksum</u>
c31171	U18	990	PALCE22V10H-7JC		c31171.jed	9610
c31171	U19	990	PALCE22V10H-7JC		c31171.jed	9610
c31161	U136	99010022	PAL16R6-5JC		c31161.jed	2260
c31161	U137	99010022	PAL16R6-5JC		c31161.jed	2260
c31030	U20	99010902	MACH110-20JC		c31030.jed	B930
c31151	U22	990	MACH210A-10JC		c31151.jed	6FA3
c31151	U24	990	MACH210A-10JC		c31151.jed	6FA3
c31062	U138	99010904	MACH210-12JC		c31062.jed	8C39
c31062	U143	99010904	MACH210-12JC		c31062.jed	8C39
c31071	U139	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U141	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U144	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U146	99010904	MACH210-12JC		c31071.jed	C79D
c31081	U71	99010908	MACH220-15JC		c31081.jed	FE9C
c31091	U78	99010902	MACH110-20JC		c31091.jed	E1C6
c31101	U85	99010902	MACH110-20JC		c31101.jed	5A30
c31101	U94	99010902	MACH110-20JC		c31101.jed	5A30
c31110	U86	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31110	U95	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31120	U87	99010604	PALCE16V8H-7JC	R8	c31120.jed	2470

Directory: nessie: /wd/mudv3/pal/cpu305-0/jed

PLD list

Part no: ????????  
 Status: Preliminary  
 Init: AAJ

Module: CPU305-0  
 Date: 96-03-14

Pcb no:  
 Page: 1 / 1

Label	Pos.	Part no.	Type	X-pgm.	File	Checksum
c31170	U18	990	PALCE22V10H-7JC		c31170.jed	745E
c31170	U19	990	PALCE22V10H-7JC		c31170.jed	745E
c31160	U136	99010022	PAL16R6-5JC		c31160.jed	227F
c31160	U137	99010022	PAL16R6-5JC		c31160.jed	227F
c31030	U20	99010902	MACH110-20JC		c31030.jed	B930
c31150	U22	990	MACH210A-10JC		c31150.jed	
c31150	U24	990	MACH210A-10JC		c31150.jed	
c31061	U138	99010904	MACH210-12JC		c31061.jed	807D
c31061	U143	99010904	MACH210-12JC		c31061.jed	807D
c31071	U139	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U141	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U144	99010904	MACH210-12JC		c31071.jed	C79D
c31071	U146	99010904	MACH210-12JC		c31071.jed	C79D
c31080	U71	99010908	MACH220-15JC		c31080.jed	004F
c31090	U78	99010902	MACH110-20JC		c31090.jed	E876
c31100	U85	99010902	MACH110-20JC		c31100.jed	604D
c31100	U94	99010902	MACH110-20JC		c31100.jed	604D
c31110	U86	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31110	U95	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
c31120	U87	99010604	PALCE16V8H-7JC	R8	c31120.jed	2470

CPU 304 : 1 MByte Cache - Global Bus  
 CPU 305 : 1 MByte Cache - Global + Local Bus  
 CPU 306 : 4 - - - Global Bus  
 CPU 307 : 4 - - - Global + Local Bus

Til: kkj  
Fra: aaj  
Dato: 96-04-17

Emne: Prototype nr. 2 af CPU305-0

Hermed en opdateret PAL-liste. Alle ændrede PAL'er har fået nye numre.

Der mangler desværre to ledninger på kortet. Dem bliver i nødt til at lægge for at kunne teste det.

Fra U148-42 til U27-30  
Fra U143-42 til U49-30

Med venlig hilsen  
Aage Jørgensen

## PARTS LIST

Part no: 99750041  
Status: PRELIMINARYModule: CPU304-1  
Date: 96-08-14Version: 2  
Page: 1/2

Part no	Device	Qty	Comp
99020850	22NF	315	C1, C10-313, C322-331
99020851	4.7UF/25V	1	C2
99020849	33UF/16V	8	C314-321
99021413	LXH1032ID	5	D1, D5, D9, D13, D17
99021412	LXH1032GD	4	D2, D6, D10, D14
99000227	74S1050D	7	D18-24
99022032	1.000MHZ	1	OSC1
99020305	100R	48	R5, R5A, R6-9, R15, R17, R19, R21, R23 R25, R27, R29, R31-32, R35, R38-39 R41, R45, R60, R65, R68, R108-109 R112-113, R116-117, R120-121 R124-125, R128-129, R132-133 R136-137, R139, R141, R143, R145 R147, R149, R151, R153
99020307	82R	2	R10, R12
99020308	130R	2	R11, R13
99020306	220R	33	R14, R16, R18, R20, R22, R24, R26, R28 R30, R106-107, R110-111, R114-115 R118-119, R122-123, R126-127 R130-131, R134-135, R138, R140 R142, R144, R146, R148, R150, R152
99020303	4K7	7	R33, R42, R66-67, R69-70, R92
99020327	3K	2	R34, R43
99022235	NET4K7	1	R36
99020301	1K	20	R37, R40, R44, R49-57, R62-64 R86-90
99020309	560R	17	R46-48, R72-84, R91
99022234	NET1K	1	R93
99020322	OR	2	R95, R98
99020331	1K2	288	R200-487
99011702	CA303	4	U1, U3, U5, U7
99002411	74F1808D	2	U9, U11
99002412	74F1832D	2	U10, U12
99000831	74AS20D	1	U13
99002413	74F377D	1	U17
99010406	PALCE22V10H-7JC	S 1	U18
99010902	MACH110-20JC	S 3	U20, U78, U85
99010909	MACH210A-10JC	S 1	U22
99002222	74FCT16823BTPV	6	U26-27, U81-84
99011223	MCM6706AJ10	10	U28-29, U33-34, U38-39, U43-44 U140, U142
99002223	74FCT16244ATPV	5	U30, U35, U40, U45, U77
99002221	74FCT521BTSO	9	U31-32, U36-37, U41-42, U46-47 U70
99010908	MACH220-15JC	S 1	U71
99012095	82S123AA	S 2	U72-73
99002219	74FCT16501ATPV	1	U74
99002408	74F280BD	3	U75-76, U80
99012114	AM29C040-120JC	1	U79
99010604	PALCE16V8H-7JC	S 1	U86
99010604	PALCE16V8H-7JC_8	S 1	U87
99011218	CY7B991-7JC	1	U96
99005033	MC100H641FN	1	U97
99002500	FB2031B	10	U98-107
99002501	FB2033B	4	U108-110, U123
99001040	74ALS240D	2	U124-125
99000472	74LS393D	3	U127-129
99002405	74F74D	2	U130-131

**PARTS LIST**

**Part no:** 99750041  
**Status:** PRELIMINARY

**Module:** CPU304-1  
**Date:** 96-08-14

**Version:** 2  
**Page:** 2/2

<u>Part no</u>	<u>Device</u>	<u>Qty</u>	<u>Comp</u>
99000832	74AS30D	2	U132-133
99010022	PAL16R6-5JC	S 1	U136
99010904	MACH210-12JC	S 3	U138-139,U141
99002407	74F244D	1	U148
99000830	74AS1004D	1	U149
99040151	3M955515	16	X00-03,X10-13,X20-23,X30-33
99040111	AMP100147-1	3	X101-102,X104
99040110	AMP100145-1	1	X103
99023228	20P SOKKEL	5	U72-73,U86,U87 U136
99023229	28P SOKKEL	1	U18
99023230	32P SOKKEL	1	U79
99023231	44P SOKKEL	7	U20,U78,U85,U22 U138-139,U141
99023232	68P SOKKEL	1	U71
99030332	PRINT CPU305 ISS.	1	
990680XX	FORPLADE CPU306	1	

PLD list

Part no: 99750041  
Status: FINAL

Module: CPU304-1  
Date: 971010

Pcb no: CPU305 ISS 1  
Page: 1 / 1

<u>Label</u>	<u>Pos.</u>	<u>Part no.</u>	<u>Type</u>	<u>X-pgm.</u>	<u>File</u>	<u>Checksum</u>
C31171	U18	99010406	PALCE22V10H-7JC		c31171.jed	9610
C31161	U136	99010022	PAL16R6-5JC		c31161.jed	2260
C31030	U20	99010902	MACH110-20JC		c31030.jed	B930
C31151	U22	99010909	MACH210A-10JC		c31151.jed	6FA3
C31062	U138	99010904	MACH210-12JC		c31062.jed	8C39
C31071	U139	99010904	MACH210-12JC		c31071.jed	C79D
C31071	U141	99010904	MACH210-12JC		c31071.jed	C79D
C31081	U71	99010908	MACH220-15JC		c31081.jed	FE9C
C31091	U78	99010902	MACH110-20JC		c31091.jed	E1C6
C31101	U85	99010902	MACH110-20JC		c31101.jed	5A30
C31110	U86	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
C31120	U87	99010604	PALCE16V8H-7JC	R8	c31120.jed	2470
IDXXX	U72	99012095	82S123AA/27S19			
FCN	U73	99012095	82S123AA/27S19			

Archive: nessie: /wd/mudv3/pal/cpu305-0/jed

This file: nessie:/wd/mudv3/proddok/cpu304-1/pallist



## PARTS LIST

Part no: 99750043  
Status: PRELIMINARYModule: CPU306-1  
Date: 96-08-14Version: 2  
Page: 1/2

Part no	Device	Qty	Comp
99020850	22NF	315	C1, C10-313, C322-331
99020851	4.7UF/25V	1	C2
99020849	33UF/16V	8	C314-321
99021413	LXH1032ID	5	D1, D5, D9, D13, D17
99021412	LXH1032GD	4	D2, D6, D10, D14
99000227	74S1050D	7	D18-24
99022032	1.000MHZ	1	OSC1
99020305	100R	48	R5, R5A, R6-9, R15, R17, R19, R21, R23 R25, R27, R29, R31-32, R35, R38-39 R41, R45, R60, R65, R68, R108-109 R112-113, R116-117, R120-121 R124-125, R128-129, R132-133 R136-137, R139, R141, R143, R145 R147, R149, R151, R153
99020307	82R	2	R10, R12
99020308	130R	2	R11, R13
99020306	220R	33	R14, R16, R18, R20, R22, R24, R26, R28 R30, R106-107, R110-111, R114-115 R118-119, R122-123, R126-127 R130-131, R134-135, R138, R140 R142, R144, R146, R148, R150, R152
99020303	4K7	7	R33, R42, R66-67, R69-70, R92
99020327	3K	2	R34, R43
99022235	NET4K7	1	R36
99020301	1K	20	R37, R40, R44, R49-57, R62-64 R86-90
99020309	560R	17	R46-48, R72-84, R91
99022234	NET1K	1	R93
99020322	0R	2	R96, R99
99020331	1K2	288	R200-487
99011702	CA303	4	U1, U3, U5, U7
99002411	74F1808D	2	U9, U11
99002412	74F1832D	2	U10, U12
99000831	74AS20D	1	U13
99002413	74F377D	1	U17
99010406	PALCE22V10H-7JC	S 1	U18
99010902	MACH110-20JC	S 3	U20, U78, U85
99010909	MACH210A-10JC	S 1	U22
99002222	74FCT16823BTPV	6	U26-27, U81-84
99011223	MCM6706AJ10	10	U28-29, U33-34, U38-39, U43-44 U140, U142
99002223	74FCT16244ATPV	5	U30, U35, U40, U45, U77
99002221	74FCT521BTSO	9	U31-32, U36-37, U41-42, U46-47 U70
99010908	MACH220-15JC	S 1	U71
99012095	82S123AA	S 2	U72-73
99002219	74FCT16501ATPV	1	U74
99002408	74F280BD	3	U75-76, U80
99012114	AM29C040-120JC	1	U79
99010604	PALCE16V8H-7JC	S 1	U86
99010604	PALCE16V8H-7JC_8	S 1	U87
99011218	CY7B991-7JC	1	U96
99005033	MC100H641FN	1	U97
99002500	FB2031B	10	U98-107
99002501	FB2033B	4	U108-110, U123
99001040	74ALS240D	2	U124-125
99000472	74LS393D	3	U127-129
99002405	74F74D	2	U130-131

**PARTS LIST**

**Part no:** 99750043  
**Status:** PRELIMINARY

**Module:** CPU306-1  
**Date:** 96-08-14

**Version:** 2  
**Page:** 2/2

<u>Part no</u>	<u>Device</u>		<u>Qty</u>	<u>Comp</u>
99000832	74AS30D		2	U132-133
99010022	PAL16R6-5JC	S	1	U136
99010904	MACH210-12JC	S	3	U138-139,U141
99002407	74F244D		1	U148
99000830	74AS1004D		1	U149
99040151	3M955515		16	X00-03,X10-13,X20-23,X30-33
99040111	AMP100147-1		3	X101-102,X104
99040110	AMP100145-1		1	X103
99023228	20P SOKKEL		5	U72-73,U86,U87 U136
99023229	28P SOKKEL		1	U18
99023230	32P SOKKEL		1	U79
99023231	44P SOKKEL		7	U20,U78,U85,U22 U138-139,U141
99023232	68P SOKKEL		1	U71
99030332	PRINT CPU305 ISS.	1	1	
990680XX	FORPLADE CPU306		1	

PLD list

Part no: 99750043

Module: CPU306-1

Pcb no: CPU305 ISS 1

Status: FINAL

Date: 971010

Page: 1 / 1

<u>Label</u>	<u>Pos.</u>	<u>Part no.</u>	<u>Type</u>	<u>X-pgm.</u>	<u>File</u>	<u>Checksum</u>
C31171	U18	99010406	PALCE22V10H-7JC		c31171.jed	9610
C31161	U136	99010022	PAL16R6-5JC		c31161.jed	2260
C31030	U20	99010902	MACH110-20JC		c31030.jed	B930
C31151	U22	99010909	MACH210A-10JC		c31151.jed	6FA3
C31062	U138	99010904	MACH210-12JC		c31062.jed	8C39
C31071	U139	99010904	MACH210-12JC		c31071.jed	C79D
C31071	U141	99010904	MACH210-12JC		c31071.jed	C79D
C31081	U71	99010908	MACH220-15JC		c31081.jed	FE9C
C31091	U78	99010902	MACH110-20JC		c31091.jed	E1C6
C31101	U85	99010902	MACH110-20JC		c31101.jed	5A30
C31110	U86	99010604	PALCE16V8H-7JC	R6	c31110.jed	234F
C31120	U87	99010604	PALCE16V8H-7JC	R8	c31120.jed	2470
IDXXX	U72	99012095	82S123AA/27S19			
FCN	U73	99012095	82S123AA/27S19			

Archive: nessie: /wd/mudv3/pal/cpu305-0/jed

This file: nessie:/wd/mudv3/proddok/cpu306-1/pallist

**CPU304/305/306/307**

Cache størrelse og cache linie længde strappes v.h.a. 0 ohms modstandene R94, R95, R96, R97, R98 og R99. De lovlige kombinationer er vist i nedenstående tabel.

	R94	R95	R96	R97	R98	R99
CPU304, 1 MByte/32 words		X			X	
CPU305, 1 MByte/32 words		X			X	
CPU306, 4 MByte/32 words			X			X
CPU306, 4 MByte/32 words			X			X

## CPU304-307 Diagrams

CPU304: 1 MB snooper. Only global bus components mounted.  
CPU305: 1 MB snooper.  
CPU306: 4 MB snooper. Only global bus components mounted.  
CPU307: 4 MB snooper.

### **Processor/agent interface**

- 1 Connectors 0
- 2 Global agent 0
- 3 Local agent 0
- 4 Connectors 1
- 5 Global agent 1
- 6 Local agent 1
- 7 Connectors 2
- 8 Global agent 2
- 9 Local agent 2
- 10 Connectors 3
- 11 Global agent 3
- 12 Local agent 3
- 13 Programmable LEDs
- 14 Reset counters
- 15 Gating towards processors
- 16 Gating towards system bus

### **Bus control**

- 17 Global and local output enable control
- 18 Pull-down for address and data valid
- 19 Global and local bus request decoder
- 20 Global bus arbitration
- 21 Local bus arbitration

### **Snooper control**

- 22 Global snooper control
- 23 Global super snooper 0-1
- 24 Global super snooper 2-3
- 25 Local snooper control
- 26 Local super snooper 0-1
- 27 Local super snooper 2-3

### **Address and command registers and snoopers**

- 28 Global and local command register
- 29 Global address register
- 30 Global snooper 0
- 31 Global snooper 1
- 32 Global snooper 2
- 33 Global snooper 3
- 34 Local address register
- 35 Local snooper 0
- 36 Local snooper 1
- 37 Local snooper 2
- 38 Local snooper 3

## **Global control space, boot, and dummy block generator**

- 39 Global control space decode
- 40 Global control space control
- 41 Module ID and FCN PROMs
- 42 Processor module ID register
- 43 Global control space transceiver
- 44 Boot control
- 45 Boot PROM
- 46 Boot register
- 47 Global dummy block generator
- 48 Global data identifier output register

## **Local control space and dummy block generator**

- 49 Local control space decode and target acknowledge
- 50 Local dummy block generator
- 51 Local dummy data
- 52 Local data identifier output register

## **Clock**










- 53 Clock distribution

## **Bus interface**

- 54 Global address/data transceiver
- 55 Global address/data transceiver
- 56 Global command and valid transceiver
- 57 Global bus request transceiver
- 58 Global control transceiver
- 59 Local address/data transceiver
- 60 Local address/data transceiver
- 61 Local command and valid transceiver
- 62 Local bus request transceiver
- 63 Local control transceiver
- 64 Connector (row 1-25)
- 65 Connector (row 26-50)
- 66 Connector (row 51-75)
- 67 Connector (row 76-100)

## **Termination and decoupling**

- 68 Internal global bus termination
- 69 Internal local bus termination
- 70 Decoupling capacitors
- 71 Decoupling capacitors
- 72 Decoupling capacitors



dde		Dansk Data Elektronik A/S
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Connectors 0
Issue 2		
Issue 3		

File: cpu305-1 Page: 1 of 72





SAD0\_[63:0] [2] SADO\_0 92 SADO\_1 93 SADO\_2 94 SADO\_3 95 SADO\_4 96 SADO\_5 98 SADO\_6 99 SADO\_7 100 SADO\_8 101 SADO\_9 103 SADO\_10 104 SADO\_11 105 SADO\_12 106 SADO\_13 107 SADO\_14 109 SADO\_15 110 SADO\_16 112 SADO\_17 113 SADO\_18 114 SADO\_19 115 SADO\_20 116 SADO\_21 117 SADO\_22 118 SADO\_23 120 SADO\_24 122 SADO\_25 123 SADO\_26 124 SADO\_27 125 SADO\_28 127 SADO\_29 128 SADO\_30 129 SADO\_31 129 SADO\_32 132 SADO\_33 133 SADO\_34 134 SADO\_35 135 SADO\_36 137 SADO\_37 137 SADO\_38 138 SADO\_39 139 SADO\_40 142 SADO\_41 143 SADO\_42 144 SADO\_43 145 SADO\_44 146 SADO\_45 147 SADO\_46 148 SADO\_47 149 SADO\_48 153 SADO\_49 152 SADO\_50 157 SADO\_51 157 SADO\_52 158 SADO\_53 159 SADO\_54 160 SADO\_55 161 SADO\_56 162 SADO\_57 164 SADO\_58 166 SADO\_59 167 SADO\_60 168 SADO\_61 169 SADO\_62 170 SADO\_63 171 SADO\_63 171


LAD\_R[63:0], LADP\_R[7:0] [6,9,12,34,51,59,60,69]

U2

BAD0 89 LAD\_R0  
BAD1 87 LAD\_R2  
BAD2 86 LAD\_R3  
BAD3 85 LAD\_R4  
BAD4 83 LAD\_R5  
BAD5 82 LAD\_R6  
BAD6 81 LAD\_R7  
BAD7 78 LAD\_R8  
BAD8 77 LAD\_R9  
BAD9 76 LAD\_R10  
BAD10 75 LAD\_R11  
BAD11 74 LAD\_R12  
BAD12 72 LAD\_R13  
BAD13 72 LAD\_R14  
BAD14 69 LAD\_R15  
BAD15 68 LAD\_R16  
BAD16 67 LAD\_R17  
BAD17 66 LAD\_R18  
BAD18 65 LAD\_R19  
BAD19 64 LAD\_R20  
BAD20 63 LAD\_R21  
BAD21 63 LAD\_R22  
BAD22 59 LAD\_R23  
BAD23 58 LAD\_R24  
BAD24 57 LAD\_R25  
BAD25 56 LAD\_R26  
BAD26 55 LAD\_R27  
BAD27 53 LAD\_R28  
BAD28 53 LAD\_R29  
BAD29 52 LAD\_R30  
BAD30 49 LAD\_R31  
BAD31 48 LAD\_R32  
BAD32 47 LAD\_R33  
BAD33 46 LAD\_R34  
BAD34 44 LAD\_R35  
BAD35 43 LAD\_R36  
BAD36 43 LAD\_R37  
BAD37 43 LAD\_R38  
BAD38 42 LAD\_R39  
BAD39 39 LAD\_R40  
BAD40 38 LAD\_R41  
BAD41 37 LAD\_R42  
BAD42 35 LAD\_R43  
BAD43 35 LAD\_R44  
BAD44 34 LAD\_R45  
BAD45 33 LAD\_R46  
BAD46 32 LAD\_R47  
BAD47 28 LAD\_R48  
BAD48 26 LAD\_R49  
BAD49 24 LAD\_R50  
BAD50 23 LAD\_R51  
BAD51 22 LAD\_R52  
BAD52 21 LAD\_R53  
BAD53 20 LAD\_R54  
BAD54 19 LAD\_R55  
BAD55 15 LAD\_R56  
BAD56 15 LAD\_R57  
BAD57 14 LAD\_R58  
BAD58 13 LAD\_R59  
BAD59 12 LAD\_R60  
BAD60 11 LAD\_R61  
BAD61 10 LAD\_R62  
BAD62 80 LADP\_R0  
BAD63 70 LADP\_R1  
BAD64 60 LADP\_R2  
BAD65 50 LADP\_R3  
BAD66 43 LADP\_R4  
BAD67 39 LADP\_R5  
BAD68 9 LADP\_R6  
BAD69 240 LADP\_R7

SCMD0\_0 173 SCMD0\_1 174 SCMD0\_2 175 SCMD0\_3 176 SCMD0\_4 177 SCMD0\_5 179 SCMD0\_6 180 SCMD0\_7 181 SCMD0\_8 182 SCMD0\_9 183

CA303



[1,3] RCLKO\_1  
[1,3] TCLKO\_1

Only mounted for CPU304/306 /EXTRO\_I0 [2,3]

SADP0\_[7:0]

LADP\_R[7:0] [6,9,12,17,18,28,52,61,69]

SCMD0\_[8:0]

LCMD\_R[7:0] [6,9,12,52,61,69]










SCMDP0

LCMDP\_R [6,9,12,52,61,69]

[1,2] /VALOUT0	237	AVIN	237
[2] /RELEASE_I0	235	AVOUT	235
[1,5] /EXTRO_I0	236	DVIN	236
[1,5] /RDYDI0	226	DBUSY	226
[1,5] /WRDYI0	224	DBUSYOUT	224
[1,5] /VDRACK_I0	225	SHRDIN	225
[1,3] /TCLK_I0	223	SHRDOUT	223
	231	INTVOUT	231
	223	INTVOUT	223
	220	INPWR	220
	221	SNPHTU	221
	229	BOOT	229
	229	BARF0	229
	217	BARF1	217
[2] /PCHKEN	217	RESET	217
[1,3] LED0_2	218	RYCLKO	218
[1,15] /RDYDI0	216	LOCAL	216
[1,15] /WRDYI0	215	POS0	215
	214	ID0	214
	213	ID1	213
	212	POS2	212
	212	ID3	212
		POS3	

dde	Dansk Data Elektronik A/S
Issue 0	98-06-07
Issue 1	Local agent 0
Issue 2	
Issue 3	

LCMDP_R	LAVAL_R	16,9,12,17,18,25,61,69
LCMDP_R	LVAL_R	16,9,12,17,18,25,61,69
LCMDP_R	LBUSY_R	161,50,63
LCMDP_R	/LBUSY_OUT0	116,161
LCMDP_R	/LSHRD_R	125,63
LCMDP_R	/LSHRD_OUT0	116
LCMDP_R	/LINTV_R	150,63
LCMDP_R	/LINTV_OUT0	116,26
LCMDP_R	/LERR_R	116,63
LCMDP_R	/LERR_OUT0	116,63
LCMDP_R	LSNPHTU	126
LCMDP_R	LBAREQ0	121
LCMDP_R	LBAGRANT0	121
LCMDP_R	SR00	11,40
LCMDP_R	LRCLKO	153
LCMDP_R	VDD	
LCMDP_R	ID[3:0]	139,65




dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Connectors 1
Issue 3	

SAD1\_ [63:0]

U3

ADP\_R [63:0] ,ADP\_R [7:0]

[2,8,11,17,18,22,48,54,55,68]



[ 4, 5 ] RCLK1\_0 [ 4, 5, 15 ] TCLK1\_0

SAD1_0	92	PAD0
SAD1_1	93	PAD1
SAD1_2	94	PAD2
SAD1_3	95	PAD3
SAD1_4	96	PAD4
SAD1_5	97	PAD5
SAD1_6	98	PAD6
SAD1_7	99	PAD7
SAD1_8	100	PAD8
SAD1_9	101	PAD9
SAD1_10	102	PAD10
SAD1_11	103	PAD11
SAD1_12	104	PAD12
SAD1_13	105	PAD13
SAD1_14	106	PAD14
SAD1_15	107	PAD15
SAD1_16	108	PAD16
SAD1_17	109	PAD17
SAD1_18	110	PAD18
SAD1_19	111	PAD19
SAD1_20	112	PAD20
SAD1_21	113	PAD21
SAD1_22	114	PAD22
SAD1_23	115	PAD23
SAD1_24	116	PAD24
SAD1_25	117	PAD25
SAD1_26	118	PAD26
SAD1_27	119	PAD27
SAD1_28	120	PAD28
SAD1_29	121	PAD29
SAD1_30	122	PAD30
SAD1_31	123	PAD31
SAD1_32	124	PAD32
SAD1_33	125	PAD33
SAD1_34	126	PAD34
SAD1_35	127	PAD35
SAD1_36	128	PAD36
SAD1_37	129	PAD37
SAD1_38	130	PAD38
SAD1_39	131	PAD39
SAD1_40	132	PAD40
SAD1_41	133	PAD41
SAD1_42	134	PAD42
SAD1_43	135	PAD43
SAD1_44	136	PAD44
SAD1_45	137	PAD45
SAD1_46	138	PAD46
SAD1_47	139	PAD47
SAD1_48	140	PAD48
SAD1_49	141	PAD49
SAD1_50	142	PAD50
SAD1_51	143	PAD51
SAD1_52	144	PAD52
SAD1_53	145	PAD53
SAD1_54	146	PAD54
SAD1_55	147	PAD55
SAD1_56	148	PAD56
SAD1_57	149	PAD57
SAD1_58	150	PAD58
SAD1_59	151	PAD59
SAD1_60	152	PAD60
SAD1_61	153	PAD61
SAD1_62	154	PAD62
SAD1_63	155	PAD63

SADP1\_ [7:0]

SADP1_0	101	PAD60
SADP1_1	102	PAD61
SADP1_2	103	PAD62
SADP1_3	104	PAD63
SADP1_4	105	PAD64
SADP1_5	106	PAD65
SADP1_6	107	PAD66
SADP1_7	108	PAD67

SCMD1\_ [8:0]

SCMD1_0	173	PCMD0
SCMD1_1	174	PCMD1
SCMD1_2	175	PCMD2
SCMD1_3	176	PCMD3
SCMD1_4	177	PCMD4
SCMD1_5	178	PCMD5
SCMD1_6	179	PCMD6
SCMD1_7	180	PCMD7
SCMD1_8	181	PCMD8
SCMD1_9	182	PCMD9
SCMD1_10	183	PCMDP

[4, 6]

VALOUT1	197	AVIN
RELEASE1	198	AVOUT
SEL1	199	DVIN
AVLN_G1	200	DVOUT
EXTRO1	201	DVOUT
RRDY_G1	202	SHROUT
WRDY_G1	203	SHROUT
IVPACK_G1	204	INTVIN
IVERR_G1	205	INTVIN
TCLK	206	TACK_R
TCLK_O	207	TACK_R
EXTRO_L1	208	SNPHIT
RELEASE_L1	209	SNPHIT
TREF	210	TRIP

[2]

PCHKEN	202	PCHKEN
LED1_0	207	LED1_0
LED1_1	192	LED1_1
RRDY1	193	RRDY1
WRDY1	194	WRDY1
VDD	195	VDD
GND	208	GND

[14,20,21]

BAREQ	229	BARREQ
RESET	230	RESET
LOCAL	231	LOCAL
POS1	232	POS1
POS2	233	POS2
POS3	234	POS3
POS4	235	POS4
POS5	236	POS5
POS6	237	POS6
POS7	238	POS7
POS8	239	POS8

AVIN [2,8,11,17,18,22,48,56,68]

DVIN [2,8,11,17,18,22,48,56,68]

SHROUT [2,8,11,17,18,22,48,56,68]

INTVIN [2,8,11,17,18,22,48,56,68]

TACK\_R [2,8,11,17,18,22,48,56,68]

SNPHIT [2,8,11,17,18,22,48,56,68]

BARREQ [2,8,11,17,18,22,48,56,68]

RESET [2,8,11,17,18,22,48,56,68]

LOCAL [2,8,11,17,18,22,48,56,68]

POS1 [2,8,11,17,18,22,48,56,68]

POS2 [2,8,11,17,18,22,48,56,68]

POS3 [2,8,11,17,18,22,48,56,68]

POS4 [2,8,11,17,18,22,48,56,68]

POS5 [2,8,11,17,18,22,48,56,68]

POS6 [2,8,11,17,18,22,48,56,68]

POS7 [2,8,11,17,18,22,48,56,68]

POS8 [2,8,11,17,18,22,48,56,68]

CMDP\_R [7:0]

CMDP_R0	240	CMDP_R0
CMDP_R1	241	CMDP_R1
CMDP_R2	242	CMDP_R2
CMDP_R3	243	CMDP_R3
CMDP_R4	244	CMDP_R4
CMDP_R5	245	CMDP_R5
CMDP_R6	246	CMDP_R6
CMDP_R7	247	CMDP_R7

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Global agent 1
Issue 2	
Issue 3	



SADP1_0	92	PADO	89	LAD_R0	69
SADP1_1	93	PAD1	88	LAD_R1	
SADP1_2	94	PAD2	87	LAD_R2	
SADP1_3	95	PAD3	86	LAD_R3	
SADP1_4	96	PAD4	85	LAD_R4	
SADP1_5	98	PAD5	83	LAD_R5	
SADP1_6	99	PAD6	82	LAD_R6	
SADP1_7	100	PAD7	81	LAD_R7	
SADP1_8	102	PAD8	79	LAD_R9	
SADP1_9	103	PAD9	78	LAD_R9	
SADP1_10	104	PAD0	77	LAD_R10	
SADP1_11	105	PAD1	76	LAD_R11	
SADP1_12	106	PAD12	75	LAD_R12	
SADP1_13	107	PAD13	74	LAD_R13	
SADP1_14	108	PAD14	73	LAD_R14	
SADP1_15	109	PAD15	72	LAD_R15	
SADP1_16	112	PAD16	69	LAD_R16	
SADP1_17	113	PAD16	68	LAD_R17	
SADP1_18	114	PAD17	67	LAD_R18	
SADP1_19	115	PAD18	66	LAD_R19	
SADP1_20	116	PAD20	65	LAD_R20	
SADP1_21	117	PAD21	64	LAD_R21	
SADP1_22	118	PAD22	63	LAD_R22	
SADP1_23	120	PAD23	61	LAD_R23	
SADP1_24	122	PAD24	59	LAD_R24	
SADP1_25	123	PAD25	58	LAD_R25	
SADP1_26	124	PAD26	57	LAD_R26	
SADP1_27	125	PAD27	56	LAD_R27	
SADP1_28	126	PAD28	55	LAD_R28	
SADP1_29	127	PAD29	54	LAD_R29	
SADP1_30	128	PAD29	53	LAD_R30	
SADP1_31	129	PAD31	52	LAD_R31	
SADP1_32	132	PAD32	49	LAD_R32	
SADP1_33	133	PAD33	48	LAD_R33	
SADP1_34	134	PAD34	47	LAD_R34	
SADP1_35	136	PAD35	45	LAD_R36	
SADP1_36	136	PAD35	45	LAD_R36	
SADP1_37	137	PAD36	44	LAD_R37	
SADP1_38	138	PAD38	43	LAD_R38	
SADP1_39	139	PAD39	42	LAD_R39	
SADP1_40	142	PAD40	39	LAD_R40	
SADP1_41	143	PAD41	38	LAD_R41	
SADP1_42	144	PAD42	37	LAD_R42	
SADP1_43	145	PAD42	36	LAD_R43	
SADP1_44	146	PAD43	35	LAD_R44	
SADP1_45	147	PAD44	34	LAD_R45	
SADP1_46	148	PAD46	33	LAD_R46	
SADP1_47	149	PAD47	32	LAD_R47	
SADP1_48	153	PAD48	28	LAD_R48	
SADP1_49	154	PAD49	27	LAD_R49	
SADP1_50	156	PAD50	25	LAD_R50	
SADP1_51	157	PAD50	24	LAD_R51	
SADP1_52	158	PAD52	23	LAD_R52	
SADP1_53	159	PAD53	22	LAD_R53	
SADP1_54	160	PAD54	21	LAD_R54	
SADP1_55	161	PAD55	20	LAD_R55	
SADP1_56	164	PAD56	17	LAD_R57	
SADP1_57	164	PAD56	17	LAD_R57	
SADP1_58	166	PAD57	15	LAD_R58	
SADP1_59	167	PAD59	14	LAD_R59	
SADP1_60	168	PAD60	13	LAD_R60	
SADP1_61	169	PAD61	12	LAD_R61	
SADP1_62	170	PAD62	11	LAD_R62	
SADP1_63	171	PAD63	10	LAD_R63	

SADP1_0	101	PAN0	80	LADP_R0	
SADP1_1	111	PAD1	70	LADP_R1	
SADP1_2	121	PAD2	60	LADP_R2	
SADP1_3	131	PAD3	50	LADP_R3	
SADP1_4	140	PAD4	41	LADP_R4	
SADP1_5	140	PAD4	41	LADP_R4	
SADP1_6	162	PAD6	19	LADP_R6	
SADP1_7	172	PAD6	9	LADP_R7	

SCMD1_0	173	PCMD0	8	LCMD_R0	
SCMD1_1	174	PCMD1	7	LCMD_R1	
SCMD1_2	175	PCMD2	6	LCMD_R2	
SCMD1_3	176	PCMD3	5	LCMD_R3	
SCMD1_4	178	PCMD3	3	LCMD_R4	
SCMD1_5	179	PCMD4	2	LCMD_R5	
SCMD1_6	180	PCMD5	1	LCMD_R6	
SCMD1_7	181	PCMD7	240	LCMD_R7	
SCMD1_8	182	PCMD8	239	LCMDP_R	
SCMD1_9	183	PCMDP			

AVIN	237				
AVOUT	238				
DVIN	235				
DVOUT	236				
HUSYIN	226				
HUSYOUT	234				
SHRDIN	225				
SHRDOUT	223				
ENTVIN	231				
ENTVOUT	223				
HPERR	230				
HPERR1	221				
SNPHIT	221				
SNPHIT1	221				
BOOT	229				
BARO	229				
HAGRANT	229				
RESPT	222				
RESPT1	217				
BTCLK	218				
LOCAL	216				
POS0	215	ID0			
POS1	214	ID1			
POS2	213	ID2			
POS3	212	ID3			

SCMD1_0	173	PCMD0	8	LCMD_R0	
SCMD1_1	174	PCMD1	7	LCMD_R1	
SCMD1_2	175	PCMD2	6	LCMD_R2	
SCMD1_3	176	PCMD3	5	LCMD_R3	
SCMD1_4	178	PCMD3	3	LCMD_R4	
SCMD1_5	179	PCMD4	2	LCMD_R5	
SCMD1_6	180	PCMD5	1	LCMD_R6	
SCMD1_7	181	PCMD7	240	LCMD_R7	
SCMD1_8	182	PCMD8	239	LCMDP_R	
SCMD1_9	183	PCMDP			



[5,6] [5,6]

Only mounted for CPU304/306

[3,9,12,17,18,20,52,61,69]

[3,9,12,52,61,69]

[3,9,12,17,18,25,61,69]

[3,9,12,17,18,25,52,61,69]

[21,50,63]

[25,63]

[16]

[50,63]

[16,26]

[16,63]

[26]

[21]



[21]

[4,40]

[53]

[39,65]

ddde		Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Local agent 1	
Issue 2			
Issue 3		File: cpu305-1	



dde		Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Connectors 2	
Issue 2			
Issue 3			

SAD2\_[6:0]

[9]


SAD2_0	92
SAD2_1	93
SAD2_2	94
SAD2_3	95
SAD2_4	96
SAD2_5	98
SAD2_6	99
SAD2_7	100
SAD2_8	101
SAD2_9	102
SAD2_10	104
SAD2_11	105
SAD2_12	106
SAD2_13	107
SAD2_14	109
SAD2_15	110
SAD2_16	112
SAD2_17	113
SAD2_18	114
SAD2_19	115
SAD2_20	116
SAD2_21	117
SAD2_22	118
SAD2_23	120
SAD2_24	122
SAD2_25	123
SAD2_26	124
SAD2_27	125
SAD2_28	126
SAD2_29	128
SAD2_30	129
SAD2_31	129
SAD2_32	132
SAD2_33	133
SAD2_34	134
SAD2_35	135
SAD2_36	137
SAD2_37	137
SAD2_38	138
SAD2_39	139
SAD2_40	142
SAD2_41	143
SAD2_42	144
SAD2_43	144
SAD2_44	145
SAD2_45	147
SAD2_46	148
SAD2_47	149
SAD2_48	153
SAD2_49	153
SAD2_50	158
SAD2_51	159
SAD2_52	158
SAD2_53	159
SAD2_54	160
SAD2_55	161
SAD2_56	162
SAD2_57	162
SAD2_58	166
SAD2_59	167
SAD2_60	168
SAD2_61	169
SAD2_62	170
SAD2_63	171
SAD2_64	171

U5

BAD0	89	AD_R0
BAD1	87	AD_R1
BAD2	86	AD_R2
BAD3	85	AD_R3
BAD4	85	AD_R4
BAD5	83	AD_R5
BAD6	82	AD_R6
BAD7	81	AD_R7
BAD8	78	AD_R8
BAD9	77	AD_R9
BAD10	76	AD_R10
BAD11	75	AD_R11
BAD12	74	AD_R12
BAD13	74	AD_R13
BAD14	72	AD_R14
BAD15	69	AD_R15
BAD16	68	AD_R16
BAD17	67	AD_R17
BAD18	66	AD_R18
BAD19	65	AD_R19
BAD20	65	AD_R20
BAD21	64	AD_R21
BAD22	61	AD_R22
BAD23	61	AD_R23
BAD24	59	AD_R24
BAD25	58	AD_R25
BAD26	57	AD_R26
BAD27	56	AD_R27
BAD28	55	AD_R28
BAD29	53	AD_R29
BAD30	52	AD_R30
BAD31	49	AD_R31
BAD32	49	AD_R32
BAD33	48	AD_R33
BAD34	47	AD_R34
BAD35	46	AD_R35
BAD36	44	AD_R36
BAD37	44	AD_R37
BAD38	42	AD_R38
BAD39	42	AD_R39
BAD40	39	AD_R40
BAD41	38	AD_R41
BAD42	37	AD_R42
BAD43	35	AD_R43
BAD44	34	AD_R44
BAD45	33	AD_R45
BAD46	33	AD_R46
BAD47	32	AD_R47
BAD48	28	AD_R48
BAD49	26	AD_R49
BAD50	24	AD_R50
BAD51	24	AD_R51
BAD52	23	AD_R52
BAD53	22	AD_R53
BAD54	21	AD_R54
BAD55	20	AD_R55
BAD56	19	AD_R56
BAD57	15	AD_R57
BAD58	15	AD_R58
BAD59	14	AD_R59
BAD60	13	AD_R60
BAD61	12	AD_R61
BAD62	11	AD_R62
BAD63	10	AD_R63
BAD64	80	ADP_R0
BAD65	70	ADP_R1
BAD66	60	ADP_R2
BAD67	50	ADP_R3
BAD68	41	ADP_R4
BAD69	39	ADP_R5
BAD70	39	ADP_R6
BAD71	39	ADP_R7

AD\_R[63:0],ADP\_R[7:0]

[2,5,11,17,18,28,48,56,68]



RCLCK2\_0  
TCLK2\_0

[7,8]  
[7,8,15]

SADP2\_[7:0]

[9]

SADP2_0	101
SADP2_1	111
SADP2_2	121
SADP2_3	131
SADP2_4	140
SADP2_5	142
SADP2_6	162
SADP2_7	172

U5

AVIN	237
AVOUT	238
DVIN	235
DVOUT	236
BUSYOUT	224
SHRDOUT	225
SHRDOUT2	233
INTVOUT	231
INTVOUT2	223
SNPHIT	230
SNPHIT2	221
BOOT	229
BAROQ	229
HAGRANT	222
RESET	217
LOCAL	216
POS0	215
POS1	214
POS2	212
POS3	212

CMDP2\_[8:0]

[2,5,11,17,18,28,48,56,68]

SCMDP2

[9]

SCMDP2_0	173
SCMDP2_1	174
SCMDP2_2	175
SCMDP2_3	177
SCMDP2_4	179
SCMDP2_5	180
SCMDP2_6	181
SCMDP2_7	182
SCMDP2_8	182
SCMDP2_9	183

U5

VALIN	197
RELEASE2	198
RELS	199
VALIN_G2	184
EXTRO	185
RDRDY_G2	186
WRDY	188
WRDY_G2	190
IVDACK	203
IVDERR	204
CLK	200
EXTRO_L2	200
RELEASE_L2	191
TREF	201
PCHKEN	207
LED2_0	207
LED2_1	192
RDRDY2	194
WRDY2	195
GND	208
VDD	208

CMDP2\_[8:0]

[2,5,11,17,18,28,48,56,68]

[7,9]  
[14,20,21]  
[12]  
[113]  
[113]  
[7,15]  
[7,15]

AVAIL\_R  
DVAL\_R  
BUSY\_R  
BUSY\_OUT2  
SHRD\_R  
SHRD\_OUT2  
INTV\_R  
INTV\_OUT2  
PERR2  
SNPHIT2  
BOOT2  
BAROQ2  
HAGRANT2  
SRE2  
BTCLK2  
GND  
ID[3:0]

[2,5,11,17,18,22,56,68]  
[2,5,11,17,18,22,48,56,68]  
[16,44]  
[22,58]  
[16]  
[47,58]  
[16,24]  
[16,58]  
[24]  
[44]  
[20]  
[7,40]  
[53]  
[39,65]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Global agent 2
Issue 2	
Issue 3	


SAD2\_[63:0]

[8]

SAD2_0	92	PAD0
SAD2_1	93	PAD1
SAD2_2	94	PAD2
SAD2_3	95	PAD3
SAD2_4	96	PAD4
SAD2_5	98	PAD5
SAD2_6	99	PAD6
SAD2_7	100	PAD7
SAD2_8	102	PAD8
SAD2_9	103	PAD9
SAD2_10	104	PAD10
SAD2_11	105	PAD11
SAD2_12	106	PAD12
SAD2_13	107	PAD13
SAD2_14	109	PAD14
SAD2_15	110	PAD15
SAD2_16	111	PAD16
SAD2_17	113	PAD17
SAD2_18	114	PAD18
SAD2_19	115	PAD19
SAD2_20	116	PAD20
SAD2_21	117	PAD21
SAD2_22	118	PAD22
SAD2_23	120	PAD23
SAD2_24	122	PAD24
SAD2_25	123	PAD25
SAD2_26	124	PAD26
SAD2_27	125	PAD27
SAD2_28	126	PAD28
SAD2_29	127	PAD29
SAD2_30	128	PAD30
SAD2_31	129	PAD31
SAD2_32	132	PAD32
SAD2_33	133	PAD33
SAD2_34	134	PAD34
SAD2_35	135	PAD35
SAD2_36	136	PAD36
SAD2_37	138	PAD37
SAD2_38	139	PAD38
SAD2_39	140	PAD39
SAD2_40	142	PAD40
SAD2_41	143	PAD41
SAD2_42	144	PAD42
SAD2_43	145	PAD43
SAD2_44	146	PAD44
SAD2_45	147	PAD45
SAD2_46	148	PAD46
SAD2_47	149	PAD47
SAD2_48	153	PAD48
SAD2_49	155	PAD49
SAD2_50	156	PAD50
SAD2_51	158	PAD51
SAD2_52	158	PAD52
SAD2_53	159	PAD53
SAD2_54	160	PAD54
SAD2_55	161	PAD55
SAD2_56	163	PAD56
SAD2_57	164	PAD57
SAD2_58	167	PAD58
SAD2_59	168	PAD59
SAD2_60	168	PAD60
SAD2_61	169	PAD61
SAD2_62	170	PAD62
SAD2_63	171	PAD63

LAD\_R[63:0],LADP\_R[7:0]

[3,6,12,17,18,25,51,59,60,69]



[7,9]

[8,9]

Only mounted for CPU304/306

SADP2\_[7:0]

[8]

SADP2_0	101	PAD60
SADP2_1	101	PAD61
SADP2_2	121	PAD62
SADP2_3	131	PAD63
SADP2_4	140	PAD64
SADP2_5	152	PAD65
SADP2_6	162	PAD66
SADP2_7	172	PAD67

SCMD2\_[8:0]

[8]

SCMD2_0	173	PCMD0
SCMD2_1	174	PCMD1
SCMD2_2	175	PCMD2
SCMD2_3	177	PCMD3
SCMD2_4	178	PCMD4
SCMD2_5	180	PCMD5
SCMD2_6	181	PCMD6
SCMD2_7	181	PCMD7
SCMD2_8	182	PCMD8
SCMD2_9	183	PCMD9

SCMDP2

[8]

SCMDP2_0	197	VALIN
SCMDP2_1	197	RELEASE_L2
SCMDP2_2	199	VELS
SCMDP2_3	184	INREQ
SCMDP2_4	185	VALOUT
SCMDP2_5	185	VALOUT
SCMDP2_6	186	WRDY
SCMDP2_7	186	WRDY
SCMDP2_8	188	WRDY
SCMDP2_9	189	WRDY
SCMDP2_10	203	IVDRK
SCMDP2_11	204	RCLK
SCMDP2_12	200	CLK
SCMDP2_13	191	SLVACK
SCMDP2_14	201	TREF
SCMDP2_15	202	PCHEK
SCMDP2_16	207	PCHEK
SCMDP2_17	192	LOMODE
SCMDP2_18	193	INTR0/LAMP0
SCMDP2_19	194	EDRDY
SCMDP2_20	195	WRDYIN
SCMDP2_21	209	SUBPOS0
SCMDP2_22	208	SUBPOS1

LCMDP\_R

[3,6,12,17,18,25,51,59,60,69]

LCMDP_R_0	8	LCMD_R0
LCMDP_R_1	7	LCMD_R1
LCMDP_R_2	6	LCMD_R2
LCMDP_R_3	4	LCMD_R3
LCMDP_R_4	3	LCMD_R4
LCMDP_R_5	1	LCMD_R5
LCMDP_R_6	240	LCMD_R6
LCMDP_R_7	239	LCMD_R7

AVIN	237	
AVOUT	238	
DVIN	232	
DVOUT	226	
TUSIN	224	
TUSOUT	224	
SHRDIN	225	
SHRDOUT	224	
INTVIN	223	
INTVOUT	223	
STACK	230	
BPERR	230	
SNBOOT	221	
SNBOOT	229	
LBAREQ2	228	
LBAREQ1	227	
LBAGRANT2	212	
SRE2	7,40	
LBRCCLK2	53	
LBRCCLK1	53	
ID[3:0]	13,10	
ID0	215	
ID1	214	
ID2	213	
ID3	212	











PCHEK

[2]

PCHEK	207	
GND	207	
INTR0/LAMP0	192	
INTR1/LAMP1	193	
EDRDY	194	
WRDYIN	195	
WRDY2	195	
GND	209	
SUBPOS0	208	
SUBPOS1	208	

LAVAL_R	3,6,12,17,18,25,51,59,60,69	
LIDVAL_R	3,6,12,17,18,25,52,61,69	
LIDUSY_R	21,50,63	
LISHRD_R	25,63	
LISHRD_OUT2	161	
LINTV_R	50,63	
LINTV_OUT2	16,27	
LTPACK_R	50,63	
LTPERR2	16	
LSPHIT2	27	
LBAREQ2	21	
LBAGRANT2	21	
SRE2	7,40	
LBRCCLK2	53	
LBRCCLK1	53	
ID[3:0]	13,10	
ID0	215	
ID1	214	
ID2	213	
ID3	212	

dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	
Issue 1		
Issue 2		
Issue 3		



+3.3V

PM\_ID3\_3[0]  
[42]

PM\_ID3\_0 B20  
PM\_ID3\_1 B21  
PM\_ID3\_2 B22  
PM\_ID3\_3 B23

[13,40,42]  
[1,4,7,39,67]

dde		Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Connectors 3	
Issue 2			
Issue 3			





SAD3\_[63:0] [11] SAD3\_0 92 PAD0 BADC0 89 LAD\_R0


Table mapping SAD3\_0-92 to PAD0-BAD67. Includes columns for SAD3\_n, PAD\_n, and BADC\_n. Contains pin assignments for various components like LAD\_R0, LAD\_R1, LAD\_R2, etc.

SADP3\_[7:0] [11] SCMD3\_0 173 PCMD0 BADC0 80 LADP\_R0


Table mapping SADP3\_0-173 to PCMD0-BADC7. Includes columns for SADP3\_n, PCMD\_n, and BADC\_n. Contains pin assignments for components like LADP\_R0, LADP\_R1, LADP\_R2, etc.

SCMD3\_[8:0] [11] SCMD3\_0 173 PCMDP AVIN 237

Table mapping SCMD3\_0-173 to PCMDP-POS3. Includes columns for SCMD3\_n, PCMDP\_n, and other pins. Contains pin assignments for components like AVIN, DVOUT, BUSYIN, etc.



[10,12] RCLK3\_1  
[10,12] TCLK3\_1




[11,12] EXTRQ\_L3

Only mounted for CPU304/306

LCMD\_R[7:0] [3,6,9,17,18,26,52,61,69] LCMDP\_R [3,6,9,52,61,69]


Table mapping LCMD\_R[7:0] and LCMDP\_R to various pins. Includes columns for LCMD\_R\_n, LCMDP\_R\_n, and other pins. Contains pin assignments for components like LAVAL\_R, LDVAL\_R, LBUSY\_R, etc.

Table with 3 columns: Issue, dde, and File. Issue 0: 96-06-07 CPU305-1 Module; Issue 1: Local agent 3; Issue 2: ; Issue 3: File: cpu305-1 Page:1.2 of 72



dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Programmable LEDs	
Issue 2			
Issue 3			
		File: cpu305-1 Page:13 of 72	



[2, 5, 8, 11, 20, 21]











[1, 4, 7, 10]

[1, 4, 7, 10]

dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Reset counters	
Issue 2			
Issue 3			
File: cpu305-1		Page: 14 of 72	





dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Gating towards processors
Issue 2	
Issue 3	
	File: cpu305-1 Page:15 of 72





Only mounted for CPU304/306


dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Gating towards system bus
Issue 2		
Issue 3		
	File: cpu305-1	Page: 16 of 72



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Global and local
Issue 2	output enable control
Issue 3	File: cpu305-1 Page:17 of 72









MACH110-20JC  
JEDEC-C31030

dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Global and local	
Issue 2		bus request decoder	
Issue 3		File:	cpu305-1 Page:19 of 72



dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Global bus arbitration	
Issue 2			
Issue 3		File: cpu305-1 Page:20 of 72	




dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local bus arbitration
Issue 3	
	File: cpu305-1 Page:21 of 72

[28, 40, 44, 47]  
 [2, 5, 8, 11, 58]  
 [28, 40, 47]  
 [28, 47]  
 [28, 47]

[53]  
 [58]  
 [20]  
 [20]  
 [20]  
 [20]

[2, 5, 8, 11, 17, 18, 56, 68]  
 [2, 5, 8, 11, 17, 18, 48, 56, 68]  
 [28, 40, 44, 47]



[29,40] GAR[35:3]  
 [29] GAR[21:20]A


[2,16] /INTV\_OUTO  
 [5,16] /INTV\_OUT1  
 [22,24] GF3

[22] FISH1  
 [22,24] GF1

[53] CLK1  
 [58] RESET\_R  
 [30] /HIT\_CS01 I0  
 [30] /HIT\_CS00 I1  
 [31] /HIT\_CS11 I3  
 [31] /HIT\_CS10 I4

[22,24] GFO  
 [22] GAG1  
 [22] GAGO  
 [22] FISH0

[22,24] GF2



SNPHIT1 [5]  
 /SHRD\_SNPO [16]  
 SNPHITO [2]

dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Global Super Snooper 0-1
Issue 2		
Issue 3		
	File:	cpu305-1 Page:23 of 72

GAR[35:3]

GAR[21:20]A

/INTV\_OUT2

/INTV\_OUT3

GF3

FISH3

GF1

CLK1

RESET\_R

/HIT\_CS21

/HIT\_CS20

/HIT\_CS31

/HIT\_CS30

GF0

GAG3

GAG2

FISH2

GF2

U142

GAR7 10 A0  
 GAR8 9 A1  
 GAR9 8 A2  
 GAR10 7 A3  
 GAR11 6 A4  
 GAR12 5 A5  
 GAR13 4 A6 32K  
 GAR14 3 A7 K 8  
 GAR15 2 A8  
 GAR16 1 A9  
 GAR17 0 A10  
 GAR18 23 A11  
 GAR19 2 A12  
 GAR20A 26 A13  
 GAR20B 27 A14  
 GAR21A 1 A14

20 CCS  
 27 CWE  
 22 COE

D0 11 GSS1\_D0  
 D1 12 GSS1\_D1  
 D2 13 GSS1\_D2  
 D3 15 GSS1\_D3  
 D4 16 GSS1\_D4  
 D5 17 GSS1\_D5  
 D6 18 GSS1\_D6  
 D7 19 GSS1\_D7

MCM6706AJ10

GSS1\_D[7:0]

U141

CLKO/I2

CLKI/I5

I0

I1

I3

I4

GSS1\_D0 2

GSS1\_D1 3

4

5

6

7

8

9

GSS1\_D4 24

GSS1\_D5 25

26

27

/OE\_GSS1 28

29

30

31

I/00

I/01

I/02

I/03

I/04

I/05

I/06

I/07

I/016

I/017

I/018

I/019

I/020

I/021

I/022

I/023

I/024

I/025

I/026

I/027

I/028

I/029

I/030

I/031

MACH210-12JC

JEDEC-C31070

14 GF1

15 FISH3

16

17 /WE\_GSS1

18

19

20 GSS1\_D3

21 GSS1\_D2

36

37

38

39

40

41 GSS1\_D7

42

43 GSS1\_D6


SNPHIT3 [11]  
 /SHRD\_SNP2 [16]  
 SNPHIT2 [8]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global super snooper 2-3
Issue 3	
	File: cpu305-1 Page:24 of 72

[28, 49, 50]  
 [3, 6, 9, 12, 63]  
 [28, 49, 50]  
 [28, 50]  
 [28, 50]

[53]  
 [58]  
 [21]  
 [21]  
 [21]  
 [21]

[3, 6, 9, 12, 17, 18, 61, 69]  
 [3, 6, 9, 12, 17, 18, 52, 61, 69]  
 [28, 49, 50]



[34] LAR[35:3]

[34] LAR[21:20]A

[3,16] /LINTV\_OUTO

[6,16] /LINTV\_OUTI

[25,27] LF3

[25] LFISH1

[25,27] LF1

[53] CLK6

[58] RESET\_R

[35] /HIT\_LS01

[35] /HIT\_LS00

[36] /HIT\_LS11

[36] /HIT\_LS10

[25,27] LFO

[25] LAG1

[25] LAG0

[25] LFISH0

[25,27] LF2

U145

- LAR7 10
- LAR8 9
- LAR9 8
- LAR10 7
- LAR11 6
- LAR12 5
- LAR13 4
- LAR14 3
- LAR15 2
- LAR16 1
- LAR20A 26
- LAR20B 25
- LAR21A 21
- LAR21B 20
- LAR22A 19
- LAR22B 18
- LAR23A 17
- LAR23B 16
- LAR24A 15
- LAR24B 14
- LAR25A 13
- LAR25B 12
- LAR26A 11
- LAR26B 10
- LAR27A 9
- LAR27B 8
- LAR28A 7
- LAR28B 6
- LAR29A 5
- LAR29B 4
- LAR30A 3
- LAR30B 2
- LAR31A 1
- LAR31B 0

- 20 CCS
- 27 CWE
- 22 OE

- D0 11 LSSO\_D0
- D1 12 LSSO\_D1
- D2 13 LSSO\_D2
- D3 15 LSSO\_D3
- D4 16 LSSO\_D4
- D5 17 LSSO\_D5
- D6 18 LSSO\_D6
- D7 19 LSSO\_D7

MCM6706AJ10

LSSO\_D[7:0]

U144

- 13 CLK0/I2
- 35 CLK1/I5
- 10 IO
- 11 I1
- 32 I3
- 33 I4

LSSO\_D0\_2 I/00

LSSO\_D1\_3 I/01

4 I/02

5 I/03

6 I/04

7 I/05

8 I/06

9 I/07

LSSO\_D424 I/016

LSSO\_D525 I/017

26 I/018

27 I/019

/OE\_LSS08 I/020

29 I/021

30 I/022

31 I/023

MACH210-123C

JEDEC-C31070

14 LF1

15 LFISH1

16

17 /WE\_LSSO

18

19

20 LSSO\_D3

21 LSSO\_D2

36

37

38

39

40

41 LSSO\_D7

42

43 LSSO\_D6

- LSNPHIT1 [6]
- /LSHRD\_SNPO [16]
- LSNPHITO [3]

dde Dansk Data Elektronik A/S

Issue 0 96-06-07 CPU305-1 Module

Issue 1 Local Super Snooper 0-1

Issue 2

Issue 3 File: cpu305-1 Page:26 of 72




[ 34 ] LAR[35:3]  
 [ 34 ] LAR[21:20]A  
 [ 9,16 ] /LINTV\_OUT2  
 [12,16 ] /LINTV\_OUT3  
 [25,26 ] LF3

[25 ] LFISH3  
 [25,26 ] LF1  
 [53 ] CLK6  
 [58 ] RESET\_R  
 [37 ] /HIT\_LS21  
 [37 ] /HIT\_LS20  
 [38 ] /HIT\_LS31  
 [38 ] /HIT\_LS30



[25,26 ] LFO  
 [25 ] LAG3  
 [25 ] LAG2  
 [25 ] LFISH2

[25,26 ] LF2



LSNPHIT3 [12]  
 /LSHRD\_SNP2 [16]  
 LSNPHIT2 [9]


dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local Super Snooper 2-3
Issue 2		
Issue 3		
	File: cpu305-1	Page:27 of 72




dde	Dansk Data Elektronik A/s		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Global and local	
Issue 2		Command register	
Issue 3		File: cpu305-1 Page: 28 of 72	

AD\_R[63:0], ADP\_R[7:0]  
[2,5,8,11,43,46,54,55]

/CE\_GAR  
[53] CLK2



CPUS04: 1MB 32W Only global bus  
CPUS05: 1MB 32W  
CPUS06: 4MB 32W Only global bus  
CPUS07: 4MB 32W







GAR[35:3]  
[23,24,30-33,39-41,45]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global address register
Issue 3	File: cpu305-1

[29,40] GAR[35:3]  
[22] /OE\_GSB

[29] GAR[21:20]A  
[22] /WE\_GSO  
[22] /OE\_GS




TGS0\_[35:20]

[29, 40] GAR[35:3]  
 [22] /OE\_GSB

[29] GAR[21:20]A

[22] /WE\_GS1  
 [22] /OE\_GS




TGS1\_[35:20]

dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Global snooper 1
Issue 2		
Issue 3		
	File:	cpu305-1 Page:31 of 72

[29, 40] GAR[35:3]  
[22] /OE\_GSB

[29] GAR[21:20]A

[22] /WE\_CS2  
[22] /OE\_CS




TGS2\_[35:20]

dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Global snooPer 2
Issue 2		
Issue 3		
	File: cpu305-1	Page:32 of 72

[29, 40] GAR[35:3]  
[22] /OE\_GSB

[29] GAR[21:20]A

[22] /WE\_CS3  
[22] /OE\_CS



TGS3\_[35:20]


MCM6706AJ10

dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Global snooper 3	
Issue 2			
Issue 3		File: cpu305-1 Page:33 of 72	

[3,6,9,12,51,59,60]

LAD\_R[63:0],LADP\_R[7:0]


[25] /CE\_LAR  
[53] CLK7



LAR[21:20]A  
[26,27,35-38]

CPU304: 1MB 32W Only global bus  
CPU305: 1MB 32W  
CPU306: 4MB 32W Only global bus  
CPU307: 4MB 32W

LAR[35:3]  
[26,27,35-38,49]




dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Local address register	
Issue 2			
Issue 3		File: cpu305-1 Page:34 of 72	



[34] LAR[35:3]  
 [25] /OE\_LSB

[34] LAR[21:20]A  
 [25] /WE\_LSO  
 [25] /OE\_LS



TLSO\_[35:20]


dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local snooper 0
Issue 3	File: cpu305-1
	Page: 35 of 72

[34] LAR[35:3]  
[25] /OE\_LSB

[34] LAR[21:20]A

[25] /WE\_LS1

[25] /OE\_LS




TLS1\_[35:20]

MCM6706AJ10

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local snooper 1
Issue 3	
File:	cpu305-1 Page:36 of 72

[34] LAR[35:3]  
 [25] /OE\_LSE

[34] LAR[21:20]A  
 [25] /WE\_LS2  
 [25] /OE\_LS




TLS2\_[35:20]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Local snooper 2
Issue 2	
Issue 3	
CPU305-1 Module	
File: cpu305-1 Page: 37 of 72	

[34] LAR[35:3]  
 [25] /OE\_LSB

[34] LAR[21:20]A


[25] /WE\_LS3  
 [25] /OE\_LS




TLS3\_[35:20]


MCM6706AJ10

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local snooper 3
Issue 3	File: cpu305-1 Page:38 of 72




dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Global control	
Issue 2		space decode	
Issue 3		File: cpu305-1 Page:39 of 72	





FCN PROM mounted in socket.

dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Module ID and FCN PROMs.	
Issue 2			
Issue 3		File: cpu305-1 Page:41 of 72	



[40] /OE\_PM\_ID  
 [1] PM\_ID0\_[3:0]  
 [4] PM\_ID1\_[3:0]  
 [7] PM\_ID2\_[3:0]  
 [10] PM\_ID3\_[3:0]


[1,13,40] /PRE0  
 [4,13,40] /PRE1  
 [7,13,40] /PRE2

[10,13,40] /PRE3


D\_Cs[15:0] [40,43]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Processor module
Issue 3	ID register
	File: cpu305-1
	Page: 42 of 72






dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global control space
Issue 3	transceiver
File: cpu305-1 Page:43 of 72	



dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Boot control	
Issue 2			
Issue 3			
File: cpu305-1 Page:44 of 72			



U79

BA0	12	A0
BA1	11	A1
BA2	10	A2
GAR3	9	A3
GAR4	8	A4
GAR5	7	A5
GAR6	6	A6
GAR7	5	A7
GAR8	27	A8
GAR9	26	A9
GAR10	23	A10
GAR11	25	A11
GAR12	4	A12
GAR13	28	A13
GAR14	29	A14
GAR15	3	A15
GAR16	2	A16
GAR17	30	A17
GAR18	1	A18

512Kx8  
AM29C040-120JC  
EXORMAX=C3120X

CE FLASH PROM

WE

R8 100R

R40 1K

DQ0 13 D\_BT0

DQ1 14 D\_BT1

DQ2 15 D\_BT2

DQ3 17 D\_BT3

DQ4 18 D\_BT4

DQ5 19 D\_BT5

DQ6 20 D\_BT6

DQ7 21 D\_BT7

D\_BT0 8

D\_BT1 9

D\_BT2 10

D\_BT3 11

D\_BT4 12

D\_BT5 13

D\_BT6 1

D\_BT7 2

GND 4

U80 2k

74F280BD

5

6 D\_BTTP

[ 44 ] BA[2:0]

[ 29, 40 ] GAR[35:3]


[ 40, 44 ] /CS\_BOOT

D\_BT[7:0], D\_BTTP [ 46 ]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Boot PROM
Issue 3	
File: cpu305-1 Page:45 of 72	


[45] D\_Bt[7:0], D\_BTP  
 [44] /INRV\_BOOT  
 [17] /OE\_SLV  
 [44] /RESET\_R  
 [44] /CE\_R[7:0]  
 [53] CLK4

D\_CS[15:0] [40,43]




AD\_R[63:0], ADP\_R[7:0]  
 [2,5,8,11,29,43,68]


dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Boot register
Issue 2	
Issue 3	
File: cpu305-1 Page:46 of 72	



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module Global dummy
Issue 2	block generator
Issue 3	File: cpu305-1 Page:47 of 72



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global data identifier
Issue 3	output register
Issue 3	File: cpu305-1 Page:48 of 72




[53] CLK8  
[58] RESET\_R  
[18] LARVAL\_REG  
[25,28,50] LCR5  
[25,28,50] LCR6  
[25,28,50] LCR7  
[17] LARBIT\_OUT  
[17] /PRE\_OE\_CSA

[34] LAR[35:3]

[39,65] ID[3:0]

LTRACK\_OUT [63]  
/OE\_CSA [43]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local control space decode and target acknowledge
Issue 3	File: cpu305-1 Page:49 of 72




[50,52]


[50,52]  
[17]

dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Local dummy block generator	
Issue 2		Local dummy block generator	
Issue 3		File: cpu305-1 Page:50 of 72	







dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Local dummy data
Issue 2	
Issue 3	



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local data identifier
Issue 3	output register
	File: cpu305-1 Page:52 of 72




dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	
Issue 2	
Issue 3	
CPU305-1 Module	
Clock distribution	
File:	cpu305-1
Page:	53 of 72



AD\_R[63:0],ADP\_R[7:0]  
[2,5,8,11,29,43,68]

/AD[63:0],/ADP[7:0]


dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Global address/data
Issue 2	transceiver
Issue 3	




AD\_R[63:0], ADP\_R[7:0]  
 [2,5,8,11,29,43,68]

/AD[63:0], /ADP[7:0]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global address/data transceiver
Issue 3	
File: cpu305-1 Page:55 of 72	




dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global command and valid
Issue 3	transceiver
File:	cpu305-1
Page:	56 of 72



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Global bus request
Issue 3	transceiver
	File: cpu305-1
	Page: 57 of 72

BRQ\_R[15:0] [20]


/BRQ[15:0]



RESET\_R [17,18,20-27,40,44,47,49,50]  
 ERROR\_R [40]  
 TACK\_R [2,5,8,11,47]  
 INTV\_R [2,5,8,11,47]  
 SHRD\_R [2,5,8,11,22]  
 BUSY\_R [2,5,8,11,20,40,44,47]  
 ARBIT\_R [20]

dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	
Issue 2	
Issue 3	
CPU305-1 Module	
Global control transceiver	
File:	cpu305-1 Page:58 of 72






LAD\_R[63:0], LADP\_R[7:0]  
[3,6,9,12,34,69]

/LAD[63:0], /LADP[7:0]


dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Local address/data
Issue 2	transceiver
Issue 3	File: cpu305-1




LAD\_R[63:0], LADP\_R[7:0]  
 [3,6,9,12,34,69]

/LAD[63:0],/LADP[7:0]


dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Local address/data
Issue 2	transceiver
Issue 3	File: cpu305-1 Page:60 of 72



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	Local command and valid
Issue 2	transceiver
Issue 3	File: cpu305-1 Page:61 of 72



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	CPU305-1 Module
Issue 2	Local bus request
Issue 3	transceiver
File: cpu305-1 Page:62 of 72	



dde	Dansk Data Elektronik A/S
Issue 0	96-06-07
Issue 1	
Issue 2	
Issue 3	

Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		

Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		


Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		


Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		


Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		

Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		


Issue 0	96-06-07	CPU305-1 Module
Issue 1		Local control transceiver
Issue 2		
Issue 3		
















[2,5,8,11,43,46,54,55]  
 AD\_R[63:0],ADP\_R[7:0]



[2,5,8,11,48,56] CMD\_R[7:0]  
 [2,5,8,11,48,56] CMDP\_R  
 [2,5,8,11,18,22,56] AVAL\_R  
 [2,5,8,11,18,22,48,56] DVAL\_R

[3,6,9,12,51,59,60]


LAD\_R[63:0], LADP\_R[7:0]



[3,6,9,12,52,61] LCMD\_R[7:0]  
 [3,6,9,12,52,61] LCMDP\_R  
 [3,6,9,12,18,25,61] LAVAL\_R  
 [3,6,9,12,18,25,52,61] LDVAL\_R


dde	Dansk Data Elektronik A/S	
Issue 0	96-06-07	CPU305-1 Module
Issue 1		Internal local bus term.
Issue 2		
Issue 3		

chip level decoupling: 22nF/chip, 2\*22nF/MACH chip, and 8\*22nF/agent chip.




dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Decoupling capacitors	
Issue 2			
Issue 3		File:	cpu305-1 Page:70 of 72

Chip level decoupling: 22nF/chip, 2\*22nF/MACH chip, and 8\*22nF/agent chip.



Chip level decoupling: 22nF/chip, 2\*22nF/MACH chip, and 8\*22nF/agent chip.



WL\_OPTIONS=PLANE:VCC



WL\_OPTIONS=PLANE:GND

Decoupling at bus connector: 22nF for 3.3 V, 12 V, POWRES and 33uF for 5 V.



dde	Dansk Data Elektronik A/S		
Issue 0	96-06-07	CPU305-1 Module	
Issue 1		Decoupling capacitors	
Issue 2			
Issue 3			
		File:	cpu305-1 Page:72 of 72



*Ohm's original*

dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	951129
Issue 3	


CPU305 Module  
 Global and local  
 output enable control  
 File: cpu305-0 Page:17 of 72



*OMM's original*


dde	Dansk Data Elektronik A/S		
Issue 0	940825	CPU305 Module	
Issue 1	950131	Pull-down for	
Issue 2	951129	address and data valid	
Issue 3		File: cpu305-0 Page:18 of 72	





*Ohm's original*

dde	Dansk Data Elektronik A/S
Issue 0	940825
Issue 1	950131
Issue 2	951129
Issue 3	



*Ohh's original*

dde	Dansk Data Elektronik A/S		
Issue 0	940825	CPU305 Module	
Issue 1	950131	Local bus arbitration	
Issue 2	951129		
Issue 3			
		File:	cpu305-0 Page:21 of 72

```

module c31151
title 'Bus master arbitration controller for CPU304/5/6/7
      Dansk Data Elektronik A/S
      AAJ/96-04-12';

c31151 device 'mach210a';

"Inputs:
CLK          pin 13;
RESET       pin 35;

ID0         pin 10; "Bus position ID
ID1         pin 11;
ID2         pin 32;
ID3         pin 33;

BARQ0       pin 40; "Bus access requests from CA0-3
BARQ1       pin 41;
BARQ2       pin 42;
BARQ3       pin 43;

BRQ_R0      pin 2;  "Received bus requests
BRQ_R1      pin 3;
BRQ_R2      pin 4;
BRQ_R3      pin 5;
BRQ_R4      pin 6;
BRQ_R5      pin 7;
BRQ_R6      pin 8;
BRQ_R7      pin 9;
BRQ_R8      pin 24;
BRQ_R9      pin 25;
BRQ_R10     pin 26;
BRQ_R11     pin 27;
BRQ_R12     pin 28;
BRQ_R13     pin 29;
BRQ_R14     pin 30;
BRQ_R15     pin 20;

ARBIT_R     pin 21; "Received bus arbitration signal
BUSY_R      pin 37; "Received bus BUSY signal
RDWRF       pin 31; "Indicates Read w Wrt Forthcoming
TIMEIN      pin 36; "1 microsec timer input

"Outputs:
BS          pin 38 istype 'reg, buffer'; "System bus state
BAGRO       pin 16 istype 'reg, buffer'; "Grant to CA0
BAGR1       pin 17 istype 'reg, buffer'; "          CA1
BAGR2       pin 18 istype 'reg, buffer'; "          CA2
BAGR3       pin 19 istype 'reg, buffer'; "          CA3
TMOARBIT    pin 15 istype 'reg, buffer'; "Time-out ARBIT
!START      pin 14 istype 'reg, invert'; "Bus cycle starts on next clk
!OE_BRQ     pin 39 istype 'reg, invert'; "Outp enable for bus request

"Internal nodes:
WIN         node   istype 'com, buffer'; "Priority win
NOBRQ      node   istype 'com, buffer'; "No bus requests

P0         node   istype 'reg, buffer'; "Priority register
P1         node   istype 'reg, buffer';

PSTART     node   istype 'reg, buffer'; "Waiting for !BUSY_R
BRC        node   istype 'reg, buffer'; "Bus request control

BACO       node   istype 'reg, buffer'; "Bus arbitration control
BAC1       node   istype 'reg, buffer';

TIME       node 76 istype 'reg, buffer'; "Sync. 1 microsec input
DTIME      node   istype 'reg, buffer'; "TIME delayed

TIM0       node   istype 'reg_t buffer'; "time out counter
TIM1       node   istype 'reg_t buffer';
TIM2       node   istype 'reg_t buffer';
TIM3       node   istype 'reg_t buffer';

"Constants:
ID         = [ID3..ID0];
BRQ_R     = [BRQ_R15..BRQ_R0];
ANYBRQ    = !NOBRQ;

BARQ      = [BARQ3..BARQ0];
BAGR      = [BAGR3..BAGR0];
GRANT     = BAGR!=0;

GP        = [P1..P0];
BARQP     = BARQ0 & (GP==0)
           # BARQ1 & (GP==1)
           # BARQ2 & (GP==2)
           # BARQ3 & (GP==3);

CNTEN     = TIME & !DTIME & BACO.fb; "time out count enable
TIMEOUT=   TIM3.q & !TIM2.q & !TIM1.q & TIM0.q; "8 microsec time out

x         = .X.;
c         = .C.;

"Bus states:
bus       = [BS];
idle      = 0;
ms_sel    = 1;

"Bus request control states:
req_contr = [OE_BRQ, BRC];

```

```
brcs0 = ^b00; "waiting for BARQ and No BRQ_R condition
brcs1 = ^b10; "enable bus request
brcs2 = ^b01; "waiting for selected CA to release BARQ
```

```
"Bus arbitration control states:
control = [TMOARBIT, BAC1, BAC0];
bacs0 = ^b000; "idle waiting for RDWRF
bacs1 = ^b001; "RDWRF issued, wait for bus req from same CA
bacs2 = ^b010; "grant write req
bacs3 = ^b100; "time out
```

equations

```
[BAGRO, BAGR1, BAGR2, BAGR3, BS, PO, P1, START, PSTART, OE, BRQ, BRC,
TMOARBIT, BAC1, BAC0, TIME, DTIME, TIM3, TIM2, TIM1, TIM0].clk = CLK;
```

```
NOBRQ= BRQ_R==0;
```

```
WIN = (ID==0) & BRQ_R0
# (ID==1) & !BRQ_R0 & BRQ_R1
# (ID==2) & !BRQ_R0 & !BRQ_R1 & BRQ_R2
# (ID==3) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & BRQ_R3
# (ID==4) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & BRQ_R4
# (ID==5) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
BRQ_R5
# (ID==6) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & BRQ_R6
# (ID==7) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & BRQ_R7
# (ID==8) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & BRQ_R8
# (ID==9) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & BRQ_R9
# (ID==10) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & !BRQ_R9 &
BRQ_R10
# (ID==11) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & !BRQ_R9 &
!BRQ_R10 & BRQ_R11
# (ID==12) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & !BRQ_R9 &
!BRQ_R10 & !BRQ_R11 & BRQ_R12
# (ID==13) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & !BRQ_R9 &
!BRQ_R10 & !BRQ_R11 & !BRQ_R12 & BRQ_R13
# (ID==14) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & !BRQ_R9 &
!BRQ_R10 & !BRQ_R11 & !BRQ_R12 & !BRQ_R13 &
BRQ_R14
# (ID==15) & !BRQ_R0 & !BRQ_R1 & !BRQ_R2 & !BRQ_R3 & !BRQ_R4 &
!BRQ_R5 & !BRQ_R6 & !BRQ_R7 & !BRQ_R8 & !BRQ_R9 &
!BRQ_R10 & !BRQ_R11 & !BRQ_R12 & !BRQ_R13 &
!BRQ_R14 & BRQ_R15;
```

"Grant pointer is loaded with current GRANT

```
PO := (BAGR1 # BAGR3) & !RESET
# PO & !GRANT & !RESET;

P1 := (BAGR2 # BAGR3) & !RESET
# P1 & !GRANT & !RESET;

BAGRO := ((GP==3) & BARQ0
# (GP==0) & BARQ0 & !BARQ1 & !BARQ2 & !BARQ3
# (GP==1) & BARQ0 & !BARQ2 & !BARQ3
# (GP==2) & BARQ0 & !BARQ3) & !BS.fb & WIN & !RESET
# BAC1.fb & BARQ0 & (GP==0) & !RESET;

BAGR1 := ((GP==0) & BARQ1
# (GP==1) & BARQ1 & !BARQ2 & !BARQ3 & !BARQ0
# (GP==2) & BARQ1 & !BARQ3 & !BARQ0
# (GP==3) & BARQ1 & !BARQ0) & !BS.fb & WIN & !RESET
# BAC1.fb & BARQ1 & (GP==1) & !RESET;

BAGR2 := ((GP==1) & BARQ2
# (GP==2) & BARQ2 & !BARQ3 & !BARQ0 & !BARQ1
# (GP==3) & BARQ2 & !BARQ0 & !BARQ1
# (GP==0) & BARQ2 & !BARQ1) & !BS.fb & WIN & !RESET
# BAC1.fb & BARQ2 & (GP==2) & !RESET;

BAGR3 := ((GP==2) & BARQ3
# (GP==3) & BARQ3 & !BARQ0 & !BARQ1 & !BARQ2
# (GP==0) & BARQ3 & !BARQ1 & !BARQ2
# (GP==1) & BARQ3 & !BARQ2) & !BS.fb & WIN & !RESET
# BAC1.fb & BARQ3 & (GP==3) & !RESET;
```

"START control. START indicates that this board will start a new bus operation in the next clock cycle.

```
PSTART := !BS.fb & WIN & !RESET
# BAC1.fb & !RESET
# PSTART.fb & BUSY_R & !RESET;

START := PSTART.fb & !BUSY_R & !RESET;
```

"Time out counter

```
TIME := TIMEIN;
DTIME := TIME;

TIMO.t = TIMO.q & !BAC0.fb
# CNTEN;
```

```
TIM1.t = TIM1.q & ! BAC0.fb
        # TIM0.q & CNTEN;

TIM2.t = TIM2.q & ! BAC0.fb
        # TIM1.q & TIM0.q & CNTEN;

TIM3.t = TIM3.q & ! BAC0.fb
        # TIM2.q & TIM1.q & TIM0.q & CNTEN;
```

state\_diagram bus

```
state idle:    if RESET then idle else
                if ANYBRQ then ms_sel else idle;

state ms_sel:  if RESET then idle else
                if ARBIT_R then idle else ms_sel;
```

state\_diagram req\_contr

```
state brcs0:   if RESET then brcs0 else
                if ((BARQ!=0) & NOBRQ) then brcs1 else brcs0;

state brcs1:   if RESET then brcs0 else
                if GRANT then brcs2 else brcs1;

state brcs2:   if RESET then brcs0 else
                if !BARQP then brcs0 else brcs2;
```

state\_diagram control

```
state bacs0:   if RESET then bacs0 else
                if RDWRF then bacs1 else bacs0;

state bacs1:   if RESET then bacs0 else
                if BARQP then bacs2 else
                if TIMEOUT then bacs3 else bacs1;

state bacs2:   goto bacs0;

state bacs3:   goto bacs0;
```

test\_vectors 'bus priority'

```
([RESET, ID, BRQ_R, BARQ, ARBIT_R, CLK] -> [BAGRO])

[1, 0, ^b0000000000000000, ^b0000, 0, c] -> [0]; "reset
[0, 0, ^b0000000000000000, ^b0001, 0, c] -> [0];

[0, 0, ^b1111111111111111, ^b0001, 0, c] -> [1]; "GRANT
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 1, ^b1111111111111111, ^b0001, 0, c] -> [0]; "BS:= ms_sel
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 0, ^b1111111111111110, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 1, ^b1111111111111110, ^b0001, 0, c] -> [1]; "GRANT
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 2, ^b1111111111111110, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 1, ^b1111111111111100, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 2, ^b1111111111111100, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 3, ^b1111111111111100, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 2, ^b1111111111111000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 3, ^b1111111111111000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 4, ^b1111111111111000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 3, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 4, ^b1111111111110000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 5, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 4, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 5, ^b1111111111110000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 6, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 5, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 6, ^b1111111111110000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 7, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle

[0, 6, ^b1111111111110000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
[0, 7, ^b1111111111110000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0]; "BS:= idle
```

```
[0, 8, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 7, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 8, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 9, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 8, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 9, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 10, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 9, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 10, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 11, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 10, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 11, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 12, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 11, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 12, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 13, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 12, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 13, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 14, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 13, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 14, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 15, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle

[0, 14, ^b1111111100000000, ^b0001, 0, c] -> [0];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
[0, 15, ^b1111111100000000, ^b0001, 0, c] -> [1];
[0, 0, ^b0000000000000000, ^b0001, 1, c] -> [0];"BS:= idle
```

test\_vectors 'bus state'

```
([RESET, BRQ_R, ARBIT_R, CLK] -> [BS])
[1, ^b0000000000000000, 0, c] -> [0]; "reset - bus idle
[0, ^b0000000000000000, 0, c] -> [0]; "bus idle
[0, ^b00000000000011000, 0, c] -> [1]; "bus master selected
[0, ^b00000000000011000, 0, c] -> [1]; "bus master selected
[0, ^b00000000000011000, 0, c] -> [1]; "bus master selected
[0, ^b00000000000011000, 1, c] -> [0]; "ARBIT - bus idle
[0, ^b00000000000011000, 0, c] -> [1]; "bus master selected
[0, ^b00000000000011000, 0, c] -> [1]; "bus master selected
[0, ^b0000000000000000, 1, c] -> [0]; "ARBIT - bus idle
[0, ^b0000000000000000, 0, c] -> [0]; "bus idle
```

test\_vectors 'bus request and start control'

```
([RESET, RDWR, ID, BRQ_R, BARQ, BUSY_R, ARBIT_R, CLK] ->
[!OE_BRQ, BAGRO, !START])

[1, 0, 0, ^b0000000000000000, ^b0000, 0, 0, c] -> [1, 0, 1]; "reset

[0, 0, 0, ^b0000000000000000, ^b0001, 0, 0, c] -> [0, 0, 1]; "OE_BRQ
[0, 0, 0, ^b0000000000000000, ^b0001, 0, 0, c] -> [0, 0, 1];
[0, 0, 0, ^b0000000000000001, ^b0001, 0, 0, c] -> [0, 1, 1]; "GRANT
[0, 0, 0, ^b0000000000000001, ^b0001, 0, 0, c] -> [1, 0, 0]; "START
[0, 0, 0, ^b0000000000000000, ^b0000, 0, 0, c] -> [1, 0, 1];
[0, 0, 0, ^b0000000000000000, ^b0000, 0, 1, c] -> [1, 0, 1];

"Wait for !BUSY
[0, 0, 0, ^b0000000000000000, ^b0001, 1, 0, c] -> [0, 0, 1]; "OE_BRQ
[0, 0, 0, ^b0000000000000000, ^b0001, 1, 0, c] -> [0, 0, 1];
[0, 0, 0, ^b0000000000000001, ^b0001, 1, 0, c] -> [0, 1, 1]; "GRANT
[0, 0, 0, ^b0000000000000001, ^b0001, 1, 0, c] -> [1, 0, 1];
[0, 0, 0, ^b0000000000000001, ^b0001, 1, 0, c] -> [1, 0, 1];
[0, 0, 0, ^b0000000000000001, ^b0001, 0, 0, c] -> [1, 0, 0]; "START
[0, 0, 0, ^b0000000000000000, ^b0000, 0, 0, c] -> [1, 0, 1];
[0, 0, 0, ^b0000000000000000, ^b0000, 0, 1, c] -> [1, 0, 1];

"Wait for NOBRQ
[0, 0, 0, ^b00000000000000010, ^b0001, 0, 0, c] -> [1, 0, 1]; "!NOBRQ
[0, 0, 0, ^b00000000000000010, ^b0001, 0, 0, c] -> [1, 0, 1]; "!NOBRQ
[0, 0, 0, ^b00000000000000010, ^b0001, 0, 0, c] -> [1, 0, 1]; "!NOBRQ
[0, 0, 0, ^b0000000000000000, ^b0001, 0, 1, c] -> [0, 0, 1]; "OE_BRQ
[0, 0, 0, ^b0000000000000000, ^b0001, 0, 1, c] -> [0, 0, 1];
[0, 0, 0, ^b0000000000000000, ^b0001, 0, 0, c] -> [0, 0, 1];
[0, 0, 0, ^b0000000000000001, ^b0001, 0, 0, c] -> [0, 1, 1]; "GRANT
```

```
[0,0, 0,`b000000000000000001, `b0001,0, 0, c] -> [1, 0, 0];"START  
[0,0, 0,`b000000000000000000, `b0000,0, 0, c] -> [1, 0, 1];  
[0,0, 0,`b000000000000000000, `b0000,0, 1, c] -> [1, 0, 1];
```

test\_vectors 'bus arbitration control'

```
[[RESET, TIMEIN, RDWRF, ID, BRQ_R, ARBIT_R, BARQ, CLK] ->  
[BAGR, TMOARBIT]]
```

"Check fairness priority scheme for simultaneously BARQ's  
[1, 0,0, 0,`b000000000000000000, 0,`b0000, c] -> [`b0000,0];"reset

```
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0010,0];"BAGR1  
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b1111, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b0010, c] -> [`b0010,0];"BAGR1  
[0, 0,0, 0,`b000000000000000001, 0,`b0010, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b0010, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0100,0];"BAGR2  
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b1111, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b0100, c] -> [`b0100,0];"BAGR2  
[0, 0,0, 0,`b000000000000000001, 0,`b0100, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b0100, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b1000,0];"BAGR3  
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b1111, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b1000, c] -> [`b1000,0];"BAGR3  
[0, 0,0, 0,`b000000000000000001, 0,`b1000, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b1000, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0001,0];"BAGRO  
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b1111, c] -> [`b0000,0];
```

```
[0, 0,0, 0,`b000000000000000001, 0,`b0001, c] -> [`b0001,0];"BAGRO  
[0, 0,0, 0,`b000000000000000001, 0,`b0001, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b0001, c] -> [`b0000,0];
```

"Check that RdWr and the subsequent Wr are indivisible  
[0, 0,0, 0,`b000000000000000001, 0,`b0001, c] -> [`b0001,0];"GP=0  
[0, 0,0, 0,`b000000000000000000, 0,`b0000, c] -> [`b0000,0];  
[0, 0,1, 0,`b000000000000000000, 0,`b0001, c] -> [`b0000,0];"bacs1  
[0, 0,0, 0,`b000000000000000001, 0,`b1110, c] -> [`b0000,0];"bacs1  
[0, 0,0, 0,`b000000000000000001, 0,`b1110, c] -> [`b0000,0];"bacs1  
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0000,0];"bacs2  
[0, 0,0, 0,`b000000000000000001, 0,`b1111, c] -> [`b0001,0];"BAGRO  
[0, 0,0, 0,`b000000000000000001, 1,`b1111, c] -> [`b0000,0];

"Time out due to missing BARQ from agent that issued the RDWRF  
[0, 1,0, 0,`b000000000000000001, 0,`b0010, c] -> [`b0010,0];"BAGR1  
[0, 0,0, 0,`b000000000000000000, 0,`b0000, c] -> [`b0000,0];  
[0, 1,1, 0,`b000000000000000000, 0,`b1101, c] -> [`b0000,0];"bacs1  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=1  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=2  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=3  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=4  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=5  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=6  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=7  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=8  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];"tim=9  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,1];"TMOARBIT  
[0, 0,0, 0,`b000000000000000001, 1,`b1101, c] -> [`b0000,0];"ARBIT  
[0, 1,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0100,0];"BAGR2  
[0, 0,0, 0,`b000000000000000001, 0,`b1101, c] -> [`b0000,0];  
[0, 0,0, 0,`b000000000000000000, 1,`b0000, c] -> [`b0000,0];

end c31151;

```
module c31161
```

```
title 'Active pull-down for AVAL and DVAL of CPU304/5/6/7
      Dansk Data Elektronik.
      AAJ/OHM/96-04-10';
```

```
c31161 device 'P16R6';
```

```
"Inputs:
```

```
RESET_R      pin 2;
CMD_R5       pin 3;
CMD_R6       pin 4;
CMD_R7       pin 5;
!PRE_OEB     pin 8;
```

```
"Combinational input/outputs:
```

```
AVAL_R       pin 12;
DVAL_R       pin 19;
```

```
"Register outputs:
```

```
!OE_ZAVAL    pin 13;
!OE_ZDVAL    pin 14;
!OEB         pin 15;
AVAL_REG     pin 16;
DVAL_REG     pin 17;
```

```
"Control:
```

```
CLK          pin 1;
!OE          pin 11;
```

```
"Definitions:
```

```
c            = .C.;
x            = .X.;
z            = .Z.;
```

```
lde_id       = DVAL_R & !CMD_R7;
```

```
command      = [AVAL_R, DVAL_R, CMD_R7..CMD_R5];
```

```
none         = ^b00000;
read         = ^b10000;
rdwrf       = ^b10001;
write        = ^b10010;
null        = ^b10011;
inval       = ^b10100;
update      = ^b10101;
wr_inv      = ^b10110;
reserved    = ^b10111;
nlde        = ^b01100;
lde         = ^b01000;
undef       = [x,x,x,x,x];
```

```
reg_vector   = [AVAL_REG, DVAL_REG, OEB];
```

```
equations
```

```
reg_vector.clk = CLK;
reg_vector.oe = OE;
[OE_ZAVAL, OE_ZDVAL].clk = CLK;
[OE_ZAVAL, OE_ZDVAL].oe = OE;
```

```
AVAL_R.oe = OE_ZAVAL;
DVAL_R.oe = OE_ZDVAL;
```

```
AVAL_R = 0;
DVAL_R = 0;
```

```
OE_ZAVAL := AVAL_R & !RESET_R;
OE_ZDVAL := lde_id & !RESET_R;
```

```
AVAL_REG := AVAL_R;
DVAL_REG := DVAL_R;
```

```
OEB := PRE_OEB & !RESET_R;
```

```
test_vectors 'Pull-down and delayed valid signals'
```

```
([RESET_R, command, CLK] ->
 [!OE_ZAVAL, !OE_ZDVAL, AVAL_R, DVAL_R, AVAL_REG, DVAL_REG])
```

```
[1, undef, c] -> [1,1, Z,Z, x,x];
[0, none, c] -> [1,1, Z,Z, 0,0];
```

```
"Block read
```

```
[0, read, c] -> [0,1, 0,Z, 1,0];
[0, none, c] -> [1,1, Z,Z, 0,0];
[0, nlde, c] -> [1,1, Z,Z, 0,1];
[0, lde, c] -> [1,0, Z,0, 0,1];
[0, none, c] -> [1,1, Z,Z, 0,0];
```

```
"Simple write
```

```
[0, write, c] -> [0,1, 0,Z, 1,0];
[0, lde, c] -> [1,0, Z,0, 0,1];
[0, none, c] -> [1,1, Z,Z, 0,0];
```

```
test_vectors 'System bus output enable'
```



```
([RESET_R, !PRE_OEB, CLK] -> !OEB)  
[1, x, c] -> 1;  
[0, 1, c] -> 1;  
[0, 0, c] -> 0;  
end c31161;
```

```
module c31171
```

```
title 'Output enable control for CPU304/5/6/7
      Dansk Data Elektronik.
      AAJ/OHM 96-04-11';
```

```
c31171 device 'P22V10c';
```

```
"Inputs:
```

```
CLK           pin 2;
RESET R      pin 3;
AVAL_R       pin 4;
DVAL_R       pin 5;
CMD_R5       pin 6;
CMD_R6       pin 7;
CMD_R7       pin 9;
!START       pin 10;"GRANT delayed by BUSY_R
INTV_OUT     pin 11;
!ADDR_CS     pin 12;"Control space addr
BOOT_BLOCK   pin 13;
TMO_ARBIT    pin 16;"Arbit after rdwrf cmd time-out
```

```
"Register outputs:
```

```
RDWRF        pin 17  istype 'reg, invert';"Rd w Wr Forthcoming cmd
ARBIT_OUT    pin 18  istype 'reg, invert';"arbit to system bus
!PRE_OE_CSA  pin 19  istype 'reg, invert';"Pre OE data to contr space
!OE_SLV      pin 20  istype 'reg, invert';"OE data from contr space
OE_A         pin 21  istype 'reg, invert';"OE A-side of BTL
!PRE_OE_B    pin 23  istype 'reg, invert';"Pre OE Bus side of BTL
!NO          pin 24  istype 'reg, invert';"State control
!N1          pin 25  istype 'reg, invert';
!N2          pin 26  istype 'reg, invert';
P_START      pin 27  istype 'reg, invert';"Pending START
```

```
"Definitions:
```

```
c           = .C.;
x           = .X.;
```

```
"Write command includes all non-read commands
"for the purpose of output enable control.
```

```
rdwrf_cmd    = AVAL_R & !CMD_R7 & !CMD_R6 & CMD_R5;
not rdwrf_cmd = AVAL_R & !(CMD_R7 & !CMD_R6 & CMD_R5);
read_cmd     = AVAL_R & !(CMD_R7 # CMD_R5);
write_cmd    = AVAL_R & (CMD_R7 # CMD_R6);
lde_id       = DVAL_R & !CMD_R7;
```

```
command      = [ AVAL_R, DVAL_R, CMD_R7..CMD_R5 ];
```

```
none         = ^b000000;
read         = ^b100000;
rdwrf        = ^b100010;
write        = ^b100100;
null         = ^b100110;
inval        = ^b101000;
update       = ^b101010;
wr_inv       = ^b101100;
reserved     = ^b101110;
nlde         = ^b011000;
lde          = ^b010000;
```

```
"The two idle states prevent outgoing data from being echoed by the
"registered BTL transceiver. Similarly, the states afa_rd and
"afa_rd_m0 prevent an outgoing address from being echoed.
```

```
state_vector = [OE_A, PRE_OE_B, OE_SLV, PRE_OE_CSA, N2,N1,NO ];
```

```
idle1        = ^b00000000; "First idle cycle after BTL send.
idle2        = ^b00000010; "Second idle cycle after BTL send.
listen       = ^b10010000; "Listen to bus.
addr         = ^b01010000; "Agent emits address.
afa_rd       = ^b00000001; "Decide between memory and ctrl.sp.
afa_rd_m0    = ^b00000011; "Do not echo read address from agent.
afa_rd_m     = ^b10000110; "Agent or foreign agent reads memory.
afa_rd_cs    = ^b01101100; "Agent or foreign agent reads ctrl.sp.
a_wr_mcs     = ^b01011000; "Agent writes memory or control space.
fa_wr_mcs    = ^b10011000; "Foreign agent writes memory or ctrl.sp.
intv         = ^b01011010; "Intervention.
              "(Memory includes foreign control space).
undef_st     = ^b10000000; "Undefined state
```

```
addr_state   = PRE_OE_B.fb & PRE_OE_CSA.fb & !N2.fb;
```

```
equations
```

```
state_vector.clk = CLK;
```

```
[ARBIT_OUT, RDWRF, P_START].clk = CLK;
```

```
ARBIT_OUT:= addr_state & not rdwrf_cmd & !RESET_R
            # TMO_ARBIT & !RESET_R;
```

```
RDWRF:= addr_state & rdwrf_cmd & !RESET_R;
```

```
P_START:= START & !RESET_R
           # P_START & !addr_state & !RESET_R;
```

```

@dcset

state_diagram state_vector

state idle1:    if RESET_R then listen else
                if (START # P_START) then addr else idle2;

state idle2:    if RESET_R then listen else
                if (START # P_START) then addr else listen;

state listen:   if RESET_R then listen else
                if read_cmd then afa_rd else
                if write_cmd then fa_wr_mcs else
                if (START # P_START) then addr else listen;

state addr:     if RESET_R then listen else
                case
                read_cmd : afa_rd;
                write_cmd : a_wr_mcs;
                endcase;

state afa_rd:   if RESET_R then listen else
                if !ADDR_CS then afa_rd_m0 else afa_rd_cs;

state afa_rd_m0: if RESET_R then listen else afa_rd_m;

state afa_rd_m: if RESET_R then listen else
                if BOOT_BLOCK then afa_rd_cs else
                if INTV_OUT then intv else
                if lde_id then listen else afa_rd_m;

state afa_rd_cs: if RESET_R then listen else
                if lde_id then idle1 else afa_rd_cs;

state a_wr_mcs: if RESET_R then listen else
                if lde_id then idle1 else a_wr_mcs;

state fa_wr_mcs: if RESET_R then listen else
                if lde_id then listen else fa_wr_mcs;

state intv:     if RESET_R then listen else
                if lde_id then idle1 else intv;

state undef_st: goto listen;

test_vectors 'state machine'

([RESET_R, command, START,
 ADDR_CS, INTV_OUT, BOOT_BLOCK, CLK] -> state_vector)

"Agent or foreign agent reads from memory.

[1, x,      x, x,x,x, c] -> listen;
[1, x,      x, x,x,x, c] -> listen;
[0, 0,      0, x,x,x, c] -> listen;
[0, 0,      1, x,x,x, c] -> addr;
[0, read,   0, x,x,x, c] -> afa_rd;
[0, 0,      0, 0,x,x, c] -> afa_rd_m0;
[0, 0,      0, x,0,0, c] -> afa_rd_m;
[0, nlde,   0, x,0,0, c] -> afa_rd_m;
[0, lde,    0, x,0,0, c] -> listen;

"Agent or foreign agent reads from control space.

[0, 0,      1, x,x,x, c] -> addr;
[0, read,   0, x,x,x, c] -> afa_rd;
[0, 0,      0, 1,x,x, c] -> afa_rd_cs;
[0, nlde,   0, x,x,x, c] -> afa_rd_cs;
[0, lde,    0, x,x,x, c] -> idle1;
[0, x,      0, x,x,x, c] -> idle2;

"Agent writes to memory or control space.

[0, 0,      1, x,x,x, c] -> addr;
[0, write,  0, x,x,x, c] -> a_wr_mcs;
[0, nlde,   0, x,x,x, c] -> a_wr_mcs;
[0, lde,    0, x,x,x, c] -> idle1;
[0, x,      0, x,x,x, c] -> idle2;

"Foreign agent writes to memory or control space.

[0, 0,      0, x,x,x, c] -> listen;
[0, write,  0, x,x,x, c] -> fa_wr_mcs;
[0, nlde,   0, x,x,x, c] -> fa_wr_mcs;
[0, lde,    0, x,x,x, c] -> listen;

"Agent memory read with intervention.

[0, 0,      1, x,x,x, c] -> addr;
[0, read,   0, x,x,x, c] -> afa_rd;
[0, 0,      0, 0,x,x, c] -> afa_rd_m0;
[0, 0,      0, x,1,0, c] -> afa_rd_m;
[0, 0,      0, x,1,0, c] -> intv;
[0, 0,      0, x,x,x, c] -> intv;
[0, nlde,   0, x,x,x, c] -> intv;
[0, lde,    0, x,x,x, c] -> idle1;

"Agent reads boot PROM or dummy block.

[0, x,      1, x,x,x, c] -> addr;
[0, read,   0, x,x,x, c] -> afa_rd;
[0, 0,      0, 0,x,x, c] -> afa_rd_m0;
[0, 0,      0, x,x,x, c] -> afa_rd_m;
[0, nlde,   0, x,x,1, c] -> afa_rd_cs;

```

```
[0, lde, 0, x,x,x, c] -> idle1;  
[0, x, 0, x,x,x, c] -> idle2;
```

"Start from idle2.

```
[0, x, 1, x,x,x, c] -> addr;
```

test\_vectors 'Arbitration output'

```
([RESET_R, command, START, TMO_ARBIT, CLK] ->  
[ARBIT_OUT, RDWRF])
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, read, 0,0, c] -> [1, 0];"command
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, rdwrf, 0,0, c] -> [0, 1];"no arbit out, RDWRF
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, write, 0,0, c] -> [1, 0];
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, null, 0,0, c] -> [1, 0];
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, inval, 0,0, c] -> [1, 0];
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, update, 0,0, c] -> [1, 0];
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 1,0, c] -> [0, 0];"start  
[0, wr_inv, 0,0, c] -> [1, 0];
```

```
[1, none, 0,0, c] -> [0, 0];"reset  
[0, none, 0,0, c] -> [0, 0];"start  
[0, none, 0,0, c] -> [0, 0];  
[0, none, 0,1, c] -> [1, 0];"tmo_arbit  
[0, none, 0,0, c] -> [0, 0];
```

end c31171;

```
module cspace
```

```
title
'Control space for CPU304/5/6/7
Dansk Data Elektronik.
Ole Moller.
September 18, 1993.';
"January 11, 1994. Selective reset asserted during reset.
"January 18, 1994. Boot target acknowledge only for read.
"January 19, 1994. Selective reset asserted after reset.
"October 6, 1994. ADDR_GCS always qualified by AVAL_REG.
"AAJ/96-04-12 ARBIT_OUT inp. delayed 1 clock.
```

```
c31081 device 'mach220a';
```

```
"Inputs:
```

```
CLK          pin 15;
RESET_R      pin 16;

AVAL_REG     pin 49;
!ADDR_GCS   pin 50;
BUSY_R       pin 17;
LDE_SLV     pin 26;

GCR5        pin 20;
GCR6        pin 51;
GCR7        pin 54;

GAR8        pin 2;
GAR9        pin 3;
GAR10       pin 4;
GAR11       pin 5;

GAR20       pin 21;
GAR21       pin 22;
GAR22       pin 23;
GAR23       pin 24;

ERROR_OUT   pin 6;
LERROR_OUT  pin 7;

ERROR_R     pin 36;
LERROR_R    pin 37;
DEBUG_R     pin 38;

ARBIT_OUT   pin 39;
!CS_BOOT    pin 25;

!PRE0       pin 40;
!PRE1       pin 41;
!PRE2       pin 59;
!PRE3       pin 60;
```

```
"Input/output:
```

```
D_CS0       pin 55 istype 'com, buffer';
D_CS1       pin 56 istype 'com, buffer';
D_CS2       pin 57 istype 'com, buffer';
D_CS3       pin 58 istype 'com, buffer';
```

```
"Register outputs:
```

```
ERROR_OUT_REG node 73 istype 'reg, buffer'; "Input register
LERROR_OUT_REG node 74 istype 'reg, buffer'; "Input register

SUBPOS0      node istype 'reg, buffer';
SUBPOS1      node istype 'reg, buffer';
SUBPOS2      node istype 'reg, buffer';
SUBPOS3      node istype 'reg, buffer';

GBE          node istype 'reg, buffer';
LBE          node istype 'reg, buffer';

SRE0         pin 11 istype 'reg, buffer';
SRE1         pin 12 istype 'reg, buffer';
SRE2         pin 13 istype 'reg, buffer';
SRE3         pin 14 istype 'reg, buffer';

GPIO         node istype 'reg, buffer';
GPI1         node istype 'reg, buffer';
GPI2         node istype 'reg, buffer';
GPI3         node istype 'reg, buffer';

LPIO         node istype 'reg, buffer';
LPI1         node istype 'reg, buffer';
LPI2         node istype 'reg, buffer';
LPI3         node istype 'reg, buffer';

DBI0         node istype 'reg, buffer';
DBI1         node istype 'reg, buffer';
DBI2         node istype 'reg, buffer';
DBI3         node istype 'reg, buffer';

!INT0        pin 30 istype 'reg, invert';
!INT1        pin 31 istype 'reg, invert';
!INT2        pin 32 istype 'reg, invert';
!INT3        pin 33 istype 'reg, invert';

OE_ST_ERR    node istype 'reg, buffer';
!OE_ID       pin 46 istype 'reg, invert';
!OE_FCN      pin 48 istype 'reg, invert';
!OE_PM ID    pin 47 istype 'reg, invert';
SEL_ERROR    node istype 'reg, buffer';
OE_DUMMY     node istype 'reg, buffer';
```

```

CLR_STATUS      node istype 'reg, buffer';
CE_CTRL        node istype 'reg, buffer';
CLR_ERROR      node istype 'reg, buffer';
DVAL_GCS       pin 66 istype 'reg, buffer';
NO             pin  istype 'reg, buffer';
N1            pin  istype 'reg, buffer';

ADDR_GCS_REG   node istype 'reg, buffer';
DELAY2        node istype 'reg, buffer';
DELAY3        node istype 'reg, buffer';
TACK_OUT      pin 65 istype 'reg, buffer';

!ERROR_LED     pin  9 istype 'com, invert';

AMDMACH property 'GROUP C SUBPOS0 SUBPOS1 SUBPOS2 SUBPOS3'; "nodes
AMDMACH property 'GROUP B GBE LBE'; "nodes
AMDMACH property 'GROUP A GPIO GPI1 GPI2 GPI3'; "nodes
AMDMACH property 'GROUP E LPI0 LPI1 LPI2 LPI3'; "nodes
AMDMACH property 'GROUP G DBI0 DBI1 DBI2 DBI3'; "nodes
AMDMACH property 'GROUP F OE ST ERR SEL_ERROR OE_DUMMY'; "nodes
AMDMACH property 'GROUP F CLR STATUS CE_CTRL CLR_ERROR'; "nodes
AMDMACH property 'GROUP H NO N1'; "nodes
AMDMACH property 'GROUP H DELAY2 DELAY3'; "nodes

```

"Definitions:

```

c             = .C.;
x             = .X.;
z             = .Z.;

cmd          = [ AVAL_REG, ADDR_GCS, GCR7..GCR5 ];

u            = [ x,x, x,x,x ]; "undefined"
n            = [ 0,0, x,x,x ]; "no command"
read         = [ 1,1, 0,0,0 ];
read1        = [ 1,1, 0,0,1 ];
write        = [ 1,1, 0,1,0 ];
null         = [ 1,1, 0,1,1 ];
invalidate   = [ 1,1, 1,0,0 ];
update       = [ 1,1, 1,0,1 ];
write_inv    = [ 1,1, 1,1,0 ];
reserved     = [ 1,1, 1,1,1 ];

read_cmd     = (cmd==read) # (cmd==read1);
write_cmd    = (cmd==write) # (cmd==write_inv);

offset       = [ GAR11..GAR8, x,x,x,x,x,x,x,x ];
subpos       = [ GAR23..GAR20 ];

D_CS         = [ D_CS3..D_CS0 ];

input_register = [ ERROR_OUT_REG, LERROR_OUT_REG ];

subpos_register = [ SUBPOS3..SUBPOS0 ];

status_register = [ LBE, GBE ];
ctrl_register0 = SRE0;
ctrl_register1 = SRE1;
ctrl_register2 = SRE2;
ctrl_register3 = SRE3;
error_register0 = [ DBI0, LPI0, GPIO ];
error_register1 = [ DBI1, LPI1, GPI1 ];
error_register2 = [ DBI2, LPI2, GPI2 ];
error_register3 = [ DBI3, LPI3, GPI3 ];

interrupts   = [ INT3, INT2, INT1, INTO ];

tack_vector  = [ ADDR_GCS_REG, DELAY2, DELAY3, TACK_OUT ];

state_vector = [ OE_ST_ERR, OE_ID, OE_FCN, OE_PM_ID, SEL_ERROR,
                OE_DUMMY,
                CLR_STATUS, CE_CTRL, CLR_ERROR,
                DVAL_GCS, N1, NO ];

idle         = [ 0,0,0,0,0, 0, 0,0,0,0, 0,0,0 ];
status       = [ 1,0,0,0,0, 0, 0,0,0,0, 0,0,0 ];
status2      = [ 1,0,0,0,0, 0, 0,0,0,0, 0,0,1 ];
status3      = [ 1,0,0,0,0, 0, 0,0,0,0, 0,1,0 ];
status4      = [ 1,0,0,0,0, 0, 0,0,0,0, 1,0,0 ];
id           = [ 0,1,0,0,0, 0, 0,0,0,0, 0,0,0 ];
id2          = [ 0,1,0,0,0, 0, 0,0,0,0, 0,0,1 ];
id3          = [ 0,1,0,0,0, 0, 0,0,0,0, 0,1,0 ];
id4          = [ 0,1,0,0,0, 0, 0,0,0,0, 1,0,0 ];
fcn          = [ 0,0,1,0,0, 0, 0,0,0,0, 0,0,0 ];
fcn2         = [ 0,0,1,0,0, 0, 0,0,0,0, 0,0,1 ];
fcn3         = [ 0,0,1,0,0, 0, 0,0,0,0, 0,1,0 ];
fcn4         = [ 0,0,1,0,0, 0, 0,0,0,0, 1,0,0 ];
pm_id        = [ 0,0,0,1,0, 0, 0,0,0,0, 0,0,0 ];
pm_id2       = [ 0,0,0,1,0, 0, 0,0,0,0, 0,0,1 ];
pm_id3       = [ 0,0,0,1,0, 0, 0,0,0,0, 0,1,0 ];
pm_id4       = [ 0,0,0,1,0, 0, 0,0,0,0, 1,0,0 ];
erFor        = [ 1,0,0,0,1, 0, 0,0,0,0, 0,0,0 ];
error2       = [ 1,0,0,0,1, 0, 0,0,0,0, 0,0,1 ];
error3       = [ 1,0,0,0,1, 0, 0,0,0,0, 0,1,0 ];
error4       = [ 1,0,0,0,1, 0, 0,0,0,0, 1,0,0 ];
dummy        = [ 0,0,0,0,0, 1, 0,0,0,0, 0,0,0 ];
dummy2       = [ 0,0,0,0,0, 1, 0,0,0,0, 0,0,1 ];
dummy3       = [ 0,0,0,0,0, 1, 0,0,0,0, 0,1,0 ];
dummy4       = [ 0,0,0,0,0, 1, 0,0,0,0, 1,0,0 ];
clr_stat     = [ 0,0,0,0,0, 0, 1,0,0,0, 0,0,0 ];
control      = [ 0,0,0,0,0, 0, 0,1,0,0, 0,0,0 ];
clr_error    = [ 0,0,0,0,0, 0, 0,0,1,0, 0,0,0 ];

ce_ctrl0     = CE_CTRL.fb & SUBPOS0;
ce_ctrl1     = CE_CTRL.fb & SUBPOS1;

```



```

state status:  if RESET_R then idle else status2;
state status2: if RESET_R then idle else status3;
state status3: if RESET_R then idle else
                if BUSY_R then status3 else status4;
state status4: if RESET_R then idle else
                if LDE_SLV then idle else status4;
state id:      if RESET_R then idle else id2;
state id2:     if RESET_R then idle else id3;
state id3:     if RESET_R then idle else
                if BUSY_R then id3 else id4;
state id4:     if RESET_R then idle else
                if LDE_SLV then idle else id4;
state fcn:     if RESET_R then idle else fcn2;
state fcn2:    if RESET_R then idle else fcn3;
state fcn3:    if RESET_R then idle else
                if BUSY_R then fcn3 else fcn4;
state fcn4:    if RESET_R then idle else
                if LDE_SLV then idle else fcn4;
state pm_id:   if RESET_R then idle else pm_id2;
state pm_id2:  if RESET_R then idle else pm_id3;
state pm_id3:  if RESET_R then idle else
                if BUSY_R then pm_id3 else pm_id4;
state pm_id4:  if RESET_R then idle else
                if LDE_SLV then idle else pm_id4;
state error:   if RESET_R then idle else error2;
state error2:  if RESET_R then idle else error3;
state error3:  if RESET_R then idle else
                if BUSY_R then error3 else error4;
state error4:  if RESET_R then idle else
                if LDE_SLV then idle else error4;
state dummy:   if RESET_R then idle else dummy2;
state dummy2:  if RESET_R then idle else dummy3;
state dummy3:  if RESET_R then idle else
                if BUSY_R then dummy3 else dummy4;
state dummy4:  if RESET_R then idle else
                if LDE_SLV then idle else dummy4;
state clr_stat: goto idle;
state control: goto idle;
state clr_error: goto idle;
test_vectors 'Set Status register'
([ RESET_R, cmd, offset, ERROR_OUT, LERROR_OUT, CLK ] ->
 [ state_vector, LBE, GBE ])
[ 1, u,      x,    0.0, c ] -> [ idle,      0.0 ];
[ 0, n,      x,    1.0, c ] -> [ idle,      0.0 ];
[ 0, n,      x,    0.1, c ] -> [ idle,      0.1 ];
[ 0, n,      x,    x.x, c ] -> [ idle,      1.1 ];
test_vectors 'Read Status register'
([ RESET_R, cmd, offset, BUSY_R, LDE_SLV, CLK ] ->
 [ state_vector, LBE, GBE, D_CS1, D_CS0 ])
[ 0, read, 000, x,x, c ] -> [ status,  1.1, 1.1 ];
[ 0, u,    x,   x,x, c ] -> [ status2, 1.1, 1.1 ];
[ 0, u,    x,   x,x, c ] -> [ status3, 1.1, 1.1 ];
[ 0, u,    x,   1,x, c ] -> [ status3, 1.1, 1.1 ];
[ 0, u,    x,   0,x, c ] -> [ status4, 1.1, 1.1 ];
[ 0, u,    x,   x,0, c ] -> [ status4, 1.1, 1.1 ];
[ 0, u,    x,   x,1, c ] -> [ idle,    1.1, Z,Z ];
test_vectors 'Clear Status register'
([ RESET_R, cmd, offset, BUSY_R, LDE_SLV, D_CS1, D_CS0, CLK ] ->
 [ state_vector, LBE, GBE ])
[ 0, write, 000, x,x, x,x, c ] -> [ clr_stat, 1.1 ];
[ 0, u,     x,   x,x, 0.1, c ] -> [ idle,    1.0 ];
[ 0, write, 000, x,x, x,x, c ] -> [ clr_stat, 1.0 ];
[ 0, u,     x,   x,x, 1.0, c ] -> [ idle,    0.0 ];
test_vectors 'Read Status register again'
([ RESET_R, cmd, offset, BUSY_R, LDE_SLV, CLK ] ->

```



```

[ state_vector, LBE, GBE, D_CS1, D_CS0 ]

[ 0, read1, 000, x,x, c ] -> [ status, 0,0, 0,0 ];
[ 0, u, x, x,x, c ] -> [ status2, 0,0, 0,0 ];
[ 0, u, x, x,x, c ] -> [ status3, 0,0, 0,0 ];
[ 0, u, x, 0,x, c ] -> [ status4, 0,0, 0,0 ];
[ 0, u, x, x,1, c ] -> [ idle, 0,0, Z,Z ];

test_vectors 'Control register'

([ RESET_R, cmd, subpos, offset, D_CS0, PRE0, PRE1, PRE2, PRE3,
CLK ] ->
[ state_vector, SRE3,SRE2,SRE1,SRE0 ])

[ 1, u, x,x, x, 1,1,1,1, c ] -> [ idle, 1,1,1,1 ];
[ 0, n, x,x, x, 1,1,1,1, c ] -> [ idle, 1,1,1,1 ];

[ 0, write, 0,^h100, x, 1,1,1,1, c ] -> [ control, 1,1,1,1 ];
[ 0, u, x,x, 0, 1,1,1,1, c ] -> [ idle, 1,1,1,0 ];
[ 0, write, 0,^h100, x, 1,1,1,1, c ] -> [ control, 1,1,1,0 ];
[ 0, u, x,x, 1, 1,1,1,1, c ] -> [ idle, 1,1,1,1 ];

[ 0, write, 1,^h100, x, 1,1,1,1, c ] -> [ control, 1,1,1,1 ];
[ 0, u, x,x, 0, 1,1,1,1, c ] -> [ idle, 1,1,0,1 ];
[ 0, write, 1,^h100, x, 1,1,1,1, c ] -> [ control, 1,1,0,1 ];
[ 0, u, x,x, 1, 1,1,1,1, c ] -> [ idle, 1,1,1,1 ];

[ 0, write, 2,^h100, x, 1,1,1,1, c ] -> [ control, 1,1,1,1 ];
[ 0, u, x,x, 0, 1,1,1,1, c ] -> [ idle, 1,0,1,1 ];
[ 0, write, 2,^h100, x, 1,1,1,1, c ] -> [ control, 1,0,1,1 ];
[ 0, u, x,x, 1, 1,1,1,1, c ] -> [ idle, 1,1,1,1 ];

[ 0, write, 3,^h100, x, 1,1,1,1, c ] -> [ control, 1,1,1,1 ];
[ 0, u, x,x, 0, 1,1,1,1, c ] -> [ idle, 0,1,1,1 ];
[ 0, write, 3,^h100, x, 1,1,1,1, c ] -> [ control, 0,1,1,1 ];
[ 0, u, x,x, 1, 1,1,1,1, c ] -> [ idle, 1,1,1,1 ];

test_vectors 'Set, read, and clear Error register 0'

([ RESET_R, cmd, subpos, offset, BUSY_R, LDE_SLV,
ERROR_R, LERROR_R, DEBUG_R, D_CS2, D_CS1, D_CS0, CLK ] ->
[ state_vector, DBI0, LPI0, GPI0, INT0, D_CS2, D_CS1, D_CS0 ])

[1, u, 0,x, x,x, x,x,x, Z,Z,Z, c ] -> [idle, 0,0,0, 0, Z,Z,Z];
[0, n, 0,x, x,x, 0,0,0, Z,Z,Z, c ] -> [idle, 0,0,0, 0, Z,Z,Z];
[0, n, 0,x, x,x, 1,0,0, Z,Z,Z, c ] -> [idle, 0,0,1, 0, Z,Z,Z];
[0, n, 0,x, x,x, 0,1,0, Z,Z,Z, c ] -> [idle, 0,1,1, 1, Z,Z,Z];
[0, n, 0,x, x,x, 0,0,1, Z,Z,Z, c ] -> [idle, 1,1,1, 1, Z,Z,Z];

[0, read, 0,^h700,x,x, 0,0,0, x,x,x, c ] -> [error, 1,1,1, 1, 1,1,1];
[0, u, 0,x, x,x, 0,0,0, x,x,x, c ] -> [error2, 1,1,1, 1, 1,1,1];
[0, u, 0,x, x,x, 0,0,0, x,x,x, c ] -> [error3, 1,1,1, 1, 1,1,1];
[0, u, 0,x, 0,x, 0,0,0, x,x,x, c ] -> [error4, 1,1,1, 1, 1,1,1];
[0, u, 0,x, x,1, 0,0,0, Z,Z,Z, c ] -> [idle, 1,1,1, 1, Z,Z,Z];

[0, write,0,^h700,0,0, 0,0,0, Z,Z,Z, c ] ->[clr_error,1,1,1, 1, Z,Z,Z];
[0, u, 0,x, 0,0, 0,0,0, 1,0,0, c ] -> [idle, 0,1,1, 1, x,x,x];

[0, write,0,^h700,0,0, 0,0,0, Z,Z,Z, c ] ->[clr_error,0,1,1, 1, Z,Z,Z];
[0, u, 0,x, 0,0, 0,0,0, 0,1,0, c ] -> [idle, 0,0,1, 1, x,x,x];

[0, write,0,^h700,0,0, 0,0,0, Z,Z,Z, c ] ->[clr_error,0,0,1, 1, Z,Z,Z];
[0, u, 0,x, 0,0, 0,0,0, 0,0,1, c ] -> [idle, 0,0,0, 1, x,x,x];

[0, read ,0,^h700,0,0, 0,0,0, x,x,x, c ] -> [error, 0,0,0, 0, 0,0,0];
[0, u, 0,x, 0,0, 0,0,0, x,x,x, c ] -> [error2, 0,0,0, 0, 0,0,0];
[0, u, 0,x, 0,0, 0,0,0, x,x,x, c ] -> [error3, 0,0,0, 0, 0,0,0];
[0, u, 0,x, 0,0, 0,0,0, x,x,x, c ] -> [error4, 0,0,0, 0, 0,0,0];
[0, u, 0,x, 0,1, 0,0,0, Z,Z,Z, c ] -> [idle, 0,0,0, 0, Z,Z,Z];

test_vectors 'Read ID and FCN PROMs, dummy, and other commands'

([ RESET_R, cmd, offset, BUSY_R, LDE_SLV, CLK ] -> state_vector )

[ 1, u, x, x,x, c ] -> idle;

[ 0, read, ^h200, x,x, c ] -> id;
[ 0, n, x, x,x, c ] -> id2;
[ 0, n, x, x,x, c ] -> id3;
[ 0, n, x, 1,x, c ] -> id3;
[ 0, n, x, 0,x, c ] -> id4;
[ 0, n, x, x,0, c ] -> id4;
[ 0, n, x, x,1, c ] -> idle;

[ 0, read, ^h300, x,x, c ] -> fcn;
[ 0, n, x, x,x, c ] -> fcn2;
[ 0, n, x, x,x, c ] -> fcn3;
[ 0, n, x, 1,x, c ] -> fcn3;
[ 0, n, x, 0,x, c ] -> fcn4;
[ 0, n, x, x,0, c ] -> fcn4;
[ 0, n, x, x,1, c ] -> idle;

[ 0, read, ^h800, x,x, c ] -> dummy;
[ 0, n, x, x,x, c ] -> dummy2;
[ 0, n, x, x,x, c ] -> dummy3;
[ 0, n, x, 1,x, c ] -> dummy3;
[ 0, n, x, 0,x, c ] -> dummy4;
[ 0, n, x, x,0, c ] -> dummy4;
[ 0, n, x, x,1, c ] -> idle;

[ 0, null, x, x,x, c ] -> idle;
[ 0, invalidate,x, x,x, c ] -> idle;
[ 0, update, x, x,x, c ] -> idle;
[ 0, write_inv, x, x,x, c ] -> clr_stat;

```

```
[ 0, u,      x, x,x, c ] -> idle;
[ 0, reserved, x, x,x, c ] -> idle;

test_vectors 'Target acknowledge'

([ RESET_R,  ARBIT_OUT,  AVAL_REG,  ADDR_GCS,  CS_BOOT,  CLK ] ->
 TACK_OUT );

[ 1, x,x,x,x, c ] -> 0;

"Memory access by internal master."

[ 0, 1,1,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;

"Control space access by internal master."

[ 0, 1,1,1,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 1;

"Boot access by internal master."

[ 0, 1,0,0,0, c ] -> 0;
[ 0, 0,0,0,1, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 1;

"Memory access by external master."

[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,1,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;

"Control space access by external master."

[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,0,0,0, c ] -> 0;
[ 0, 0,1,1,0, c ] -> 1;

end cspace;
```

```

module boot

title
'Boot control for CPU301/302.
Dansk Data Elektronik.
Ole Moller.
September 9, 1993.';
"January 14, 1994. Big endian.
"January 17, 1994. Boot signals not impeccable.
"February 9, 1994. Boot signals qualified by Busy signals.
"October 6, 1994. Flash PROM requires only 5 wait states.
"April 12, 1996. ARBIT_OUT inp. is delayed 1 cloc.
"
byte_state test is removed

c31091 device 'mach110a';

"Inputs:

CLK          pin 13;
RESET_R      pin 35;
ARBIT_OUT    pin 10;
LDE_SLV      pin 11;
BUSY_R       pin 14;

GCR6         pin 32;
GCR7         pin 33;

BOOT0        pin 2;
BOOT1        pin 3;
BOOT2        pin 4;
BOOT3        pin 5;

!BUSY_OUT0   pin 6;
!BUSY_OUT1   pin 7;
!BUSY_OUT2   pin 17;
!BUSY_OUT3   pin 20;

"Register outputs:

BOOT_REG     pin      istype 'reg, buffer';

!CS_BOOT     pin 8  istype 'reg, invert';
!INTV_BOOT   pin 19 istype 'reg, invert';
DVAL_BOOT    pin 21 istype 'reg, buffer';
BA0          pin 15 istype 'reg, buffer';
BA1          pin 16 istype 'reg, buffer';
BA2          pin 18 istype 'reg, buffer';
NO           pin   istype 'reg, buffer';
N1          pin   istype 'reg, buffer';
N2          pin   istype 'reg, buffer';

"Combinational outputs:

!CE_R0       pin 43 istype 'com, invert';
!CE_R1       pin 42 istype 'com, invert';
!CE_R2       pin 41 istype 'com, invert';
!CE_R3       pin 40 istype 'com, invert';
!CE_R4       pin 39 istype 'com, invert';
!CE_R5       pin 38 istype 'com, invert';
!CE_R6       pin 37 istype 'com, invert';
!CE_R7       pin 36 istype 'com, invert';

AMDMACH property 'GROUP B NO N1 N2';
AMDMACH property 'GROUP B BOOT_REG';

"Definitions:

c             = .C.;
x             = .X.;

read         = !GCR7 & !GCR6;

CE_R         = [ CE_R7..CE_R0 ];

byte_state   = [ CS_BOOT, INTV_BOOT, DVAL_BOOT, BA2..BA0 ];

idle         = `b000000;
byte0        = `b110000;
byte1        = `b110001;
byte2        = `b110010;
byte3        = `b110011;
byte4        = `b110100;
byte5        = `b110101;
byte6        = `b110110;
byte7        = `b110111;
wait         = `b010000;
finito       = `b011000;

timing_state  = [ N2..NO ];

step0        = `b000;
step1        = `b001;
step2        = `b010;
step3        = `b011;
step4        = `b100;

equations

BOOT_REG.clk = CLK;
byte_state.clk = CLK;
timing_state.clk = CLK;

BOOT_REG     := BOOT0 & BUSY_OUT0 # BOOT1 & BUSY_OUT1 #
              BOOT2 & BUSY_OUT2 # BOOT3 & BUSY_OUT3;

```

```

CE_R0      = (byte_state==byte0);
CE_R1      = (byte_state==byte1);
CE_R2      = (byte_state==byte2);
CE_R3      = (byte_state==byte3);
CE_R4      = (byte_state==byte4);
CE_R5      = (byte_state==byte5);
CE_R6      = (byte_state==byte6);
CE_R7      = (byte_state==byte7);

@dcset

state_diagram byte_state

state idle:    if RESET_R then idle else
               if ARBIT_OUT & BOOT_REG & read then byte0
               else idle;

state byte0:   if RESET_R then idle else
               if (timing_state==step4) then byte1 else byte0;

state byte1:   if RESET_R then idle else
               if (timing_state==step4) then byte2 else byte1;

state byte2:   if RESET_R then idle else
               if (timing_state==step4) then byte3 else byte2;

state byte3:   if RESET_R then idle else
               if (timing_state==step4) then byte4 else byte3;

state byte4:   if RESET_R then idle else
               if (timing_state==step4) then byte5 else byte4;

state byte5:   if RESET_R then idle else
               if (timing_state==step4) then byte6 else byte5;

state byte6:   if RESET_R then idle else
               if (timing_state==step4) then byte7 else byte6;

state byte7:   if RESET_R then idle else
               if !(timing_state==step4) then byte7 else
               if BUSY_R then wait else finito;

state wait:    if RESET_R then idle else
               if BUSY_R then wait else finito;

state finito:  if RESET_R then idle else
               if LDE_SLV then idle else finito;

state_diagram timing_state

state step0:   if RESET_R then step0 else
               if (byte_state==byte0) #
               (byte_state==byte1) #
               (byte_state==byte2) #
               (byte_state==byte3) #
               (byte_state==byte4) #
               (byte_state==byte5) #
               (byte_state==byte6) #
               (byte_state==byte7) then step1 else step0;

state step1:   if RESET_R then step0 else step2;

state step2:   if RESET_R then step0 else step3;

state step3:   if RESET_R then step0 else step4;

state step4:   goto step0;

test_vectors

([ RESET_R, ARBIT_OUT, BOOT0, BOOT1, BOOT2, BOOT3,
  BUSY_OUT0, BUSY_OUT1, BUSY_OUT2, BUSY_OUT3,
  GCR7, GCR6, BUSY_R, LDE_SLV, CLK ] ->
 [ byte_state, timing_state ])

[ 1, x, x,x,x,x, x,x,x,x, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 0, x,x,x,x, x,x,x,x, x,x, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,0,0, 1,1,1,1, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, x,x, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 1,0,0,0, 0,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,1,0,0, 0,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,0,1, 0,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 1,0,0,0, 1,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 1,1, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,1,0,0, 0,1,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 1,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,1,0, 0,0,1,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,1, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,0,1, 0,0,0,1, x,x, x,x, c ] -> [ idle, step0 ];

```

```

CE_R0      = (byte_state==byte0);
CE_R1      = (byte_state==byte1);
CE_R2      = (byte_state==byte2);
CE_R3      = (byte_state==byte3);
CE_R4      = (byte_state==byte4);
CE_R5      = (byte_state==byte5);
CE_R6      = (byte_state==byte6);
CE_R7      = (byte_state==byte7);

@dcset

state_diagram byte_state

state idle:    if RESET_R then idle else
               if ARBIT_OUT & BOOT_REG & read then byte0
               else idle;

state byte0:   if RESET_R then idle else
               if (timing_state==step4) then byte1 else byte0;

state byte1:   if RESET_R then idle else
               if (timing_state==step4) then byte2 else byte1;

state byte2:   if RESET_R then idle else
               if (timing_state==step4) then byte3 else byte2;

state byte3:   if RESET_R then idle else
               if (timing_state==step4) then byte4 else byte3;

state byte4:   if RESET_R then idle else
               if (timing_state==step4) then byte5 else byte4;

state byte5:   if RESET_R then idle else
               if (timing_state==step4) then byte6 else byte5;

state byte6:   if RESET_R then idle else
               if (timing_state==step4) then byte7 else byte6;

state byte7:   if RESET_R then idle else
               if !(timing_state==step4) then byte7 else
               if BUSY_R then wait else finito;

state wait:    if RESET_R then idle else
               if BUSY_R then wait else finito;

state finito:  if RESET_R then idle else
               if LDE_SLV then idle else finito;

state_diagram timing_state

state step0:   if RESET_R then step0 else
               if (byte_state==byte0) #
               (byte_state==byte1) #
               (byte_state==byte2) #
               (byte_state==byte3) #
               (byte_state==byte4) #
               (byte_state==byte5) #
               (byte_state==byte6) #
               (byte_state==byte7) then step1 else step0;

state step1:   if RESET_R then step0 else step2;

state step2:   if RESET_R then step0 else step3;

state step3:   if RESET_R then step0 else step4;

state step4:   goto step0;

test_vectors

([ RESET_R, ARBIT_OUT, BOOT0, BOOT1, BOOT2, BOOT3,
  BUSY_OUT0, BUSY_OUT1, BUSY_OUT2, BUSY_OUT3,
  GCR7, GCR6, BUSY_R, LDE_SLV, CLK ] ->
 [ byte_state, timing_state ])

[ 1, x, x,x,x,x, x,x,x,x, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 0, x,x,x,x, x,x,x,x, x,x, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,0,0, 1,1,1,1, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, x,x, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 1,0,0,0, 0,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,1,0,0, 0,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,0,1, 0,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 1,0,0,0, 1,0,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 1,1, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,1,0,0, 0,1,0,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 1,0, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,1,0, 0,0,1,0, x,x, x,x, c ] -> [ idle, step0 ];
[ 0, 1, x,x,x,x, x,x,x,x, 0,1, x,x, c ] -> [ idle, step0 ];

[ 0, 0, 0,0,0,1, 0,0,0,1, x,x, x,x, c ] -> [ idle, step0 ];

```



```
module block
```

```
title
'Dummy block generator and last data element counter for CPU301/302.
Dansk Data Elektronik.
Ole Moller.
September 9, 1993.';
"AAJ/96-04-14: ARBIT_OUT inp delayed 1 clock
```

```
c31101 device 'mach110a';
```

```
"Inputs:
```

```
CLK          pin 13;
RESET_R      pin 35;
```

```
AVAL_REG     pin 10;
DVAL_REG     pin 11;
DVAL_SLV     pin 32;
ARBIT_OUT    pin 33;
```

```
CR0          pin 2;
CR1          pin 3;
CR3          pin 4;
CR4          pin 5;
CR5          pin 6;
CR6          pin 7;
CR7          pin 8;
```

```
TACK R       pin 28;
BUSY_R       pin 29;
LDE_SLV_IN   pin 30;
INTV_R       pin 31;
```

```
"Register outputs:
```

```
LDE_SLV      pin 18 istype 'reg, buffer';
!NO          pin      istype 'reg, invert';
!N1          pin      istype 'reg, invert';
!N2          pin      istype 'reg, invert';
!N3          pin      istype 'reg, invert';
EMPTY_CYCLE  pin      istype 'reg, buffer';
```

```
BLOCK        pin 42 istype 'reg, buffer';
DVAL_BLOCK   pin 41 istype 'reg, buffer';
!M0          pin      istype 'reg, invert';
!M1          pin      istype 'reg, invert';
!M2          pin      istype 'reg, invert';
```

```
AMDMACH property 'GROUP A NO N1 N2 N3 EMPTY_CYCLE';
AMDMACH property 'GROUP B M0 M1 M2';
```

```
"Definitions:
```

```
c            = .C.;
x            = .X.;
```

```
cmd          = [ AVAL_REG, DVAL_REG, CR7..CR5 ];
```

```
none        = [ 0, 0, x,x,x ];
read        = [ 1, 0, 0,0,0 ];
read1       = [ 1, 0, 0,0,1 ];
write       = [ 1, 0, 0,1,0 ];
null        = [ 1, 0, 0,1,1 ];
invalidate  = [ 1, 0, 1,0,0 ];
update      = [ 1, 0, 1,0,1 ];
write_inv   = [ 1, 0, 1,1,0 ];
reserved    = [ 1, 0, 1,1,1 ];
nlde_id     = [ 0, 1, 1,x,x ];
lde_Id      = [ 0, 1, 0,x,x ];
xc          = [ x, x, x,x,x ];
```

```
attr        = [ CR4..CR3 ];
```

```
c_block     = 0;
xc_block    = 1;
nc_block    = 2;
simple       = 3;
xa          = [ x,x ];
```

```
format      = [ CR1..CR0 ];
```

```
byte        = 0;
word4       = 0;
word8       = 1;
word16      = 2;
word32      = 3;
xf          = [ x,x ];
```

```
read_cmd    = ((cmd==read) # (cmd==read1));
```

```
counter_state = [ LDE_SLV, N3, N2, N1, NO ];
```

```
dw15       = ^b01111;
dw14       = ^b01110;
dw13       = ^b01101;
dw12       = ^b01100;
dw11       = ^b01011;
dw10       = ^b01010;
dw9        = ^b01001;
dw8        = ^b01000;
dw7        = ^b00111;
dw6        = ^b00110;
dw5        = ^b00101;
dw4        = ^b00100;
```

```

dw3      = ^b00011;
dw2      = ^b00010;
dw1      = ^b00001;
dw0      = ^b10000;

block_state = [ BLOCK, DVAL_BLOCK, M2, M1, MO ];

idle     = ^b00000;
step1    = ^b00001;
step2    = ^b00010;
step3    = ^b00011;
step4    = ^b00100;
step5    = ^b00101;
step6    = ^b00110;
bingo    = ^b10000;
d_block  = ^b11000;

equations

counter_state.clk = CLK;
block_state.clk = CLK;
EMPTY_CYCLE.clk = CLK;

EMPTY_CYCLE      := cmd==lde_id;

@dcset

state_diagram counter_state

state dw15:      if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw14 else dw15;

state dw14:      if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw13 else dw14;

state dw13:      if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw12 else dw13;

state dw12:      if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw11 else dw12;

state dw11:      if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw10 else dw11;

state dw10:      if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw9 else dw10;

state dw9:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw8 else dw9;

state dw8:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw7 else dw8;

state dw7:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw6 else dw7;

state dw6:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw5 else dw6;

state dw5:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw4 else dw5;

state dw4:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw3 else dw4;

state dw3:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw2 else dw3;

state dw2:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw1 else dw2;

state dw1:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if DVAL_SLV then dw0 else dw1;

state dw0:       if RESET_R # EMPTY_CYCLE then dw0 else
                 if !read_cmd then dw0 else
                 if (atrr==simple) then dw0 else
                 case
                   format==word4 : dw1;
                   format==word8 : dw3;
                   format==word16 : dw7;
                   format==word32 : dw15;
                 endcase;

state_diagram block_state

state idle:      if RESET_R # INTV_R then idle else
                 if ARBIT_OUT & read_cmd then step2 else idle;

state step2:     if RESET_R # INTV_R then idle else step3;

state step3:     if RESET_R # INTV_R then idle else step4;

state step4:     if RESET_R # INTV_R then idle else step5;

state step5:     if RESET_R # INTV_R then idle else step6;

state step6:     if RESET_R # INTV_R then idle else
                 if TACK_R then idle else bingo;

state bingo:     if RESET_R # INTV_R then idle else
                 if BUSY_R then bingo else d_block;

state d_block:  if RESET_R # INTV_R then idle else

```



```
if LDE_SLV_IN then idle else d_block;
```

```
test_vectors 'Last data element counter'
```

```
([ RESET_R, cmd, attr, format, DVAL_SLV, CLK ] -> counter_state )
```

```
[ 1, xc, xa, xf, x, c ] -> dw0;
[ 0, none, xa, xf, x, c ] -> dw0;
[ 0, write, xa, xf, x, c ] -> dw0;
```

```
"Different read formats.
```

```
[ 0, read, simple, byte, x, c ] -> dw0;
```

```
[ 0, read, c_block, word4, x, c ] -> dw1;
[ 0, xc, xā, xf, 1, c ] -> dw0;
```

```
[ 0, read, c_block, word8, x, c ] -> dw3;
[ 0, xc, xā, xf, 1, c ] -> dw2;
[ 0, xc, xa, xf, 1, c ] -> dw1;
[ 0, xc, xa, xf, 1, c ] -> dw0;
```

```
[ 0, read, c_block, word16, x, c ] -> dw7;
[ 0, xc, xā, xf, 1, c ] -> dw6;
[ 0, xc, xa, xf, 1, c ] -> dw5;
[ 0, xc, xa, xf, 1, c ] -> dw4;
[ 0, xc, xa, xf, 1, c ] -> dw3;
[ 0, xc, xa, xf, 1, c ] -> dw2;
[ 0, xc, xa, xf, 1, c ] -> dw1;
[ 0, xc, xa, xf, 1, c ] -> dw0;
```

```
[ 0, read, c_block, word32, x, c ] -> dw15;
[ 0, xc, xā, xf, 1, c ] -> dw14;
[ 0, xc, xa, xf, 1, c ] -> dw13;
[ 0, xc, xa, xf, 1, c ] -> dw12;
[ 0, xc, xa, xf, 1, c ] -> dw11;
[ 0, xc, xa, xf, 1, c ] -> dw10;
[ 0, xc, xa, xf, 1, c ] -> dw9;
[ 0, xc, xa, xf, 1, c ] -> dw8;
[ 0, xc, xa, xf, 1, c ] -> dw7;
[ 0, xc, xa, xf, 1, c ] -> dw6;
[ 0, xc, xa, xf, 1, c ] -> dw5;
[ 0, xc, xa, xf, 1, c ] -> dw4;
[ 0, xc, xa, xf, 1, c ] -> dw3;
[ 0, xc, xa, xf, 1, c ] -> dw2;
[ 0, xc, xa, xf, 1, c ] -> dw1;
[ 0, xc, xa, xf, 1, c ] -> dw0;
```

```
"Different read formats with stalls.
```

```
[ 0, read, c_block, word32, x, c ] -> dw15;
[ 0, xc, xā, xf, 0, c ] -> dw15;
[ 0, xc, xa, xf, 1, c ] -> dw14;
[ 0, xc, xa, xf, 0, c ] -> dw14;
[ 0, xc, xa, xf, 1, c ] -> dw13;
[ 0, xc, xa, xf, 0, c ] -> dw13;
[ 0, xc, xa, xf, 1, c ] -> dw12;
[ 0, xc, xa, xf, 0, c ] -> dw12;
[ 0, xc, xa, xf, 1, c ] -> dw11;
[ 0, xc, xa, xf, 0, c ] -> dw11;
[ 0, xc, xa, xf, 1, c ] -> dw10;
[ 0, xc, xa, xf, 0, c ] -> dw10;
[ 0, xc, xa, xf, 1, c ] -> dw9;
[ 0, xc, xa, xf, 0, c ] -> dw9;
[ 0, xc, xa, xf, 1, c ] -> dw8;
[ 0, xc, xa, xf, 0, c ] -> dw8;
[ 0, xc, xa, xf, 1, c ] -> dw7;
[ 0, xc, xa, xf, 0, c ] -> dw7;
[ 0, xc, xa, xf, 1, c ] -> dw6;
[ 0, xc, xa, xf, 0, c ] -> dw6;
[ 0, xc, xa, xf, 1, c ] -> dw5;
[ 0, xc, xa, xf, 0, c ] -> dw5;
[ 0, xc, xa, xf, 1, c ] -> dw4;
[ 0, xc, xa, xf, 0, c ] -> dw4;
[ 0, xc, xa, xf, 1, c ] -> dw3;
[ 0, xc, xa, xf, 0, c ] -> dw3;
[ 0, xc, xa, xf, 1, c ] -> dw2;
[ 0, xc, xa, xf, 0, c ] -> dw2;
[ 0, xc, xa, xf, 1, c ] -> dw1;
[ 0, xc, xa, xf, 0, c ] -> dw1;
[ 0, xc, xa, xf, 1, c ] -> dw0;
```

```
"Early termination by last data element.
```

```
[ 0, read, c_block, word4, x, c ] -> dw1;
[ 0, lde_id, xā, xf, 0, c ] -> dw1;
[ 0, xc, xa, xf, 0, c ] -> dw0;
```

```
[ 0, read, c_block, word8, x, c ] -> dw3;
[ 0, lde_id, xā, xf, 0, c ] -> dw3;
[ 0, xc, xa, xf, 0, c ] -> dw0;
```

```
[ 0, read, c_block, word16, x, c ] -> dw7;
[ 0, lde_id, xā, xf, 0, c ] -> dw7;
[ 0, xc, xa, xf, 0, c ] -> dw0;
```

```
[ 0, read, c_block, word32, x, c ] -> dw15;
[ 0, lde_id, xā, xf, 0, c ] -> dw15;
[ 0, xc, xa, xf, 0, c ] -> dw0;
```

```
test_vectors 'Dummy block generator'
```

```
([ RESET_R, cmd, ARBIT_OUT, TACK_R, BUSY_R, LDE_SLV_IN, INTV_R,
```

```
CLK ] -> block_state )
[ 1, xc, x, x,x,x, 0, c ] -> idle;
[ 0, none, 0, x,x,x, 0, c ] -> idle;
"Write.
[ 0, write, 1, x,x,x, 0, c ] -> idle;
"Read with target acknowledge.
[ 0, read, 1, x,x,x, 0, c ] -> step2;
[ 0, xc, x, x,x,x, 0, c ] -> step3;
[ 0, xc, x, x,x,x, 0, c ] -> step4;
[ 0, xc, x, x,x,x, 0, c ] -> step5;
[ 0, xc, x, x,x,x, 0, c ] -> step6;
[ 0, xc, x, 1,x,x, 0, c ] -> idle;
"Read with cache intervention.
[ 0, read, 1, x,x,x, 0, c ] -> step2;
[ 0, xc, x, x,x,x, 0, c ] -> step3;
[ 0, xc, x, x,x,x, 0, c ] -> step4;
[ 0, xc, x, x,x,x, 0, c ] -> step5;
[ 0, xc, x, x,x,x, 0, c ] -> step6;
[ 0, xc, 1, 0,x,x, 1, c ] -> idle;
"Read with missing target acknowledge and
"no cache intervention produces dummy block.
[ 0, read, 1, x,x,x, 0, c ] -> step2;
[ 0, xc, x, x,x,x, 0, c ] -> step3;
[ 0, xc, x, x,x,x, 0, c ] -> step4;
[ 0, xc, x, x,x,x, 0, c ] -> step5;
[ 0, xc, x, x,x,x, 0, c ] -> step6;
[ 0, xc, x, 0,x,x, 0, c ] -> bingo;
[ 0, xc, x, x,1,x, 0, c ] -> bingo;
[ 0, xc, x, x,0,x, 0, c ] -> d_block;
[ 0, xc, x, x,x,0, 0, c ] -> d_block;
[ 0, xc, x, x,x,1, 0, c ] -> idle;
end block;
```

QM 5012-1 Vareidentifikation

1. Dato: 1996-03-14
2. Rekvirent: aaj
3. Varebetegnelse: MACH210A-10JC  
\_\_\_\_\_
4. Indgår varen i produktionsgrundlag (ja/nej): ja  
Får varen salgsvarenummer (ja/nej): nej
5. Råvarenummer: \_\_\_\_\_
6. Varekategori: Mærkevare  
Dokumentreference: \_\_\_\_\_
7. Beskrivelse: MACH210A-10 44 pin PLCC  
\_\_\_\_\_  
\_\_\_\_\_
8. Leverandører:  
Leverandør 1: arrow-exatec  
\_\_\_\_\_  
\_\_\_\_\_  
Fabrikat: AMD Anslået pris: \_\_\_\_\_  
Bestillingsnummer: MACH210A-10JC  
Leverandør 2: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_  
Fabrikat: \_\_\_\_\_ Anslået pris: \_\_\_\_\_  
Bestillingsnummer: \_\_\_\_\_  
Leverandør 3: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_  
Fabrikat: \_\_\_\_\_ Anslået pris: \_\_\_\_\_  
Bestillingsnummer: \_\_\_\_\_
9. Godkendelsespligtig komponent i henhold til typegodkendende myndighed (ja/nej): nej  
Norm/standard: \_\_\_\_\_
10. Bemærkninger: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

QM 5012-1 Vareidentifikation

1. Dato: 1996-03-14
2. Rekvirent: aaj
3. Varebetegnelse: PALCE22V10H-7JC

4. Indgår varen i produktionsgrundlag (ja/nej): Ja  
Får varen salgsvarenummer (ja/nej): Nej

5. Råvarenummer: \_\_\_\_\_
6. Varekategori: Mærkevare
- Dokumentreference: \_\_\_\_\_

7. Beskrivelse: CMOS EE PAL22V10 half power 7 ns  
28-pin PLCC

8. Leverandører:

Leverandør 1: arrow-exatec

Fabrikat: AMD Anslået pris: \_\_\_\_\_  
Bestillingsnummer: PALCE22V10H-7JC/5

Leverandør 2: \_\_\_\_\_

Fabrikat: \_\_\_\_\_ Anslået pris: \_\_\_\_\_  
Bestillingsnummer: \_\_\_\_\_

Leverandør 3: \_\_\_\_\_

Fabrikat: \_\_\_\_\_ Anslået pris: \_\_\_\_\_  
Bestillingsnummer: \_\_\_\_\_

9. Godkendelsespligtig komponent i henhold til typegodkendende myndighed (ja/nej): Nej

Norm/standard: \_\_\_\_\_

10. Bemærkninger: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

# Supermax Technical Data Sheet

Module:	CPU300 and CPU302
Data sheet no:	39
Revision no:	1
Date:	95-10-17

## 1. General description

The CPU300 and CPU302 are CPU base modules for the Supermax Enterprise Server series. They both interface 1-4 processor modules to the global bus by means of four agents (gate arrays), four bus snoopers, a control space, a boot PROM, and a bus interface.

The CPU300 and CPU302 support processor modules with 1 MB and 4 MB secondary cache, respectively. Both big and little endian byte ordering are supported.

## 2. Specifications

Bus clock frequency	33.3 MHz
Bus data width	64 bits
Bus bandwidth, burst	267 MB/s
- - , read (32-word)	178 MB/s
- - , write (32-word)	213 MB/s
Max. sec. cache size, CPU300	1 MB
- - - - , CPU302	4 MB
Secondary cache line size	128 bytes

## 3. Physical dimensions

Standard module form factor.

Length	450 mm
Width	350 mm
Height	30 mm
Weight	1.1 kg

#### 4. Power requirements

Typical values excluding requirements of processor modules.

3.3V	0 A
5.0V	5 A
12.0V	0 A

#### 5. Environment

See the Supermax Technical Data Sheet no. 61.

#### 6. Interfaces

The module interfaces to the global system bus using the signals below.

/AD(0-63)
/ADP(0-7)
/CMD(0-7)
/CMDP
/BRQ(0-15)
/AVAL
/DVAL
/ARBIT
/BUSY
/SHRD
/INTV
/TACK
/ERROR
/RSV
/RESET
/DEBUG
BCLK
/BCLK
ID(0-3)
BIG

All signals above are BTL, except BCLK and /BCLK, which are differential positive ECL, and ID(0-3) and BIG, which are TTL. See the data sheet of the backplane for the pin assignment.

Each of the four processor modules (n) interfaces to the base module by means of four connectors Xn0, Xn1, Xn2, Xn3.

Pin	Xn0	Xn1	Xn2	Xn3
A1	SADn_0	SADn_25	SADn_50	SCMDn_3
A2	SADn_1	SADn_26	SADn_51	SCMDn_4
A3	SADn_2	SADn_27	SADn_52	SCMDn_5
A4	SADn_3	SADn_28	SADn_53	SCMDn_6
A5	SADn_4	SADn_29	SADn_54	SCMDn_7
A6	SADn_5	SADn_30	SADn_55	SCMDn_8
A7	SADn_6	SADn_31	SADn_56	SCMDPn
A8	SADn_7	SADn_32	SADn_57	/VALINnn
A9	SADn_8	SADn_33	SADn_58	/VALOUTn
A10	SADn_9	SADn_34	SADn_59	/RELEASEn
A11	SADn_10	SADn_35	SADn_60	/WRRDYn
A12	SADn_11	SADn_36	SADn_61	/RDDRyN
A13	SADn_12	SADn_37	SADn_62	/IVDACKn
A14	SADn_13	SADn_38	SADn_63	/IVDERRn
A15	SADn_14	SADn_39	SADPn_0	/EXTRQn
A16	SADn_15	SADn_40	SADPn_1	TCLKn_0
A17	SADn_16	SADn_41	SADPn_2	TCLKn_1
A18	SADn_17	SADn_42	SADPn_3	RCLKn_0
A19	SADn_18	SADn_43	SADPn_4	RCLKn_1
A20	SADn_19	SADn_44	SADPn_5	/INTn
A21	SADn_20	SADn_45	SADPn_6	/NMIn
A22	SADn_21	SADn_46	SADPn_7	n.c.
A23	SADn_22	SADn_47	SCMDn_0	SREn
A24	SADn_23	SADn_48	SCMDn_1	C2MS
A25	SADn_24	SADn_49	SCMDn_2	C262MS
B1	5 V	GND	3.3 V	GND
B2	5 V	GND	3.3 V	GND
B3	5 V	GND	3.3 V	GND
B4	5 V	GND	3.3 V	GND
B5	5 V	GND	3.3 V	GND
B6	5 V	GND	3.3 V	GND
B7	5 V	GND	3.3 V	GND
B8	5 V	GND	3.3 V	GND
B9	5 V	GND	3.3 V	GND
B10	5 V	GND	3.3 V	GND
B11	5 V	GND	3.3 V	GND
B12	5 V	GND	3.3 V	GND
B13	5 V	GND	3.3 V	GND
B14	5 V	GND	3.3 V	GND
B15	5 V	GND	3.3 V	GND
B16	5 V	GND	3.3 V	GND
B17	5 V	GND	3.3 V	GND
B18	5 V	GND	3.3 V	GND
B19	5 V	GND	3.3 V	GND
B20	5 V	GND	3.3 V	PM_IDn_0
B21	5 V	GND	3.3 V	PM_IDn_1
B22	5 V	GND	3.3 V	PM_IDn_2
B23	5 V	GND	3.3 V	PM_IDn_3
B24	5 V	GND	3.3 V	/PREn
B25	5 V	GND	3.3 V	BIG

## 7. Installation

The module may be placed in any position within the crate. Slide the module in carefully such that the connectors of the module and the backplane meet. Then depress the handles firmly such that the connectors engage fully and the front panel travels the full distance. Finally, secure the module with the pozi-drive screws in the handles. Removal takes place in reverse order of fitting.

## 8. Transport

Precautions against electrostatic shock and mechanical damage must be taken when packing the module for transportation.