

DANSK DATA ELEKTRONIK
ID 7060 RC 3500 INTERFACE MODULE
for the
ID 7000 MICROPROCESSOR SYSTEM
JUNE 1979

Author: Ole Lading
Knud Arne Nielsen

1. General Description.

This module is used to connect the ID 7000 microprocessor system to an I/O channel of an RC 3500 General Purpose Controller from Regnecentralen A/S. The module functions as a peripheral device connected to the RC 3500. The module contains two 16 bit registers TXBUF and RXBUF for buffering data to and from the RC 3500. These registers can be loaded and read by the ID 7000 CPU using normal ID 7000 I/O instructions. The data transfer between RC 3500 and ID 7000 is performed in serial according to the standards of RC 3500, using four twisted pair for data and clock transfer in either direction with a clock rate of 5 MHz.

2. Output from RC 3500 to ID 7000

The output message from RC 3500 always consist of 20 bits: 4 header bits and 16 information bits.

The four header bits are decoded by the interface and proper action is taken. The interpretation of the header is as follows:

Header	Message
1 x0 x1 1	
1 0 0 1	Read data
1 0 1 1	Read status
1 1 0 1	Write data
1 1 1 1	Write control

When the read instructions are performed the interface starts transmission after the header bits are received.

When write instructions are performed, 16 bits of data are sampled in RXBUF and the RXRDY flag in the status word of the module is activated and an interrupt to the ID 7000 CPU is generated. The RXRDY flag is cleared when the most significant byte of the RXBUF-register is read by the CPU.

3. Input to RC 3500 from ID 7000.

Following a Read data or a Read status command header from the RC 3500, the interface transmits the 16 bit TXBUF register preceeded by the following information:

Header	Message
1 x0 x1 1	
1 0 0 1	16 bits data
1 0 1 1	EOI

The selection of header is under program control in the ID 7000. See section 5.3

4. RC 3500 Interrupts.

The interface can generate an interrupt to the RC 3500 under program control from the ID 7000 . An interrupt is generated when a "1" is sent to the RC 3500, at a time when no data is requested. During a write command interrupts must be inhibited when the RC 3500 is transmitting clock pulses. Furthermore during READ instructions, 3 usec. must be added after transmission of the input message to the RC 3500 is completed. There are two causes of RC 3500 interrupts:

a. The ID 7000 has performed an OUT $4n+2$ or an OUT $4n+3$ instruction.

b. The ID 7060 module has received a Write control command from RC 3500 when the TXBUF register is not empty.

5 Communication with the ID 7000.

The communication between the module and the ID 7000 is performed using normal I/O instructions and interrupts.

5.1 Input Instructions.

The module uses four consecutive input addresses.

The base address of the module is determined by a 6 bit switch on the board.

IN $4n+0$

Reads the least significant data byte from the RXBUF register.

IN $4n+1$

Reads the most significant data byte from the RXBUF register.

Clears the RXRDY flag in the status register.

Clears the RXBUF register

IN $4n+2$

Reads the module STATUS register.

IN $4n+3$

Not used. Reads all zeros.

5.2 The Status Register.

bit 0: RXRDY

RXRDY. This flag indicates that a Write data or Write control output message has been sent from the RC 3500. The RXBUF register contains 16 bits of information. This flag is cleared when the most significant data byte is fetched by the ID 7000 CPU (i.e. when an IN $4n+1$ instruction is executed.

bit(2:1): x0, x1

x0, x1. These bits contains the header information from the last received RC 3500 output message.

bit(6:3): Not used. Always zero.

bit(7): TXEMPTY

TXEMPTY. This flag indicates that the TXBUF register is ready to be loaded by new 16 bit data information. It is set and reset according to the rules described in section 3.

5.3 Output Instructions.

The module uses four consecutive output addresses. The base address is determined by the same switch register as used for input instructions.

OUT 4n+0

Loads the least significant byte of the TXBUF register.

OUT 4n+1

Loads the most significant byte of the TXBUF register. The information is later transmitted with a data header. Optionally an interrupt to RC 3500 is generated. This option can be activated by a strap.

OUT 4n+2

Loads the most significant byte of the TXBUF register. The information is later transmitted with an EOI header. Optionally an interrupt to the RC 3500 is generated. This option can be activated by a strap.


OUT 4n+3

Generates an interrupt to RC 3500.


6. ID 7000 Interrupts.


The RXRDY flag and the TXEMPTY flag of the status register may be connected to the ID 7000 interrupt request bus IR(7:0).

ID 7060




Initialer/dato	KAN 790109	Side	1
Revideret		Projekt	ID 7060






RxBUF




TxBUF




Initialer/dato
KAN 790110
Revideret

Side 4
Projekt ID 7060




Initialer/dato KAN 790112	Side 6
Revideret	Projekt ID 7060





DRIVER CIRCUIT

Initialer/dato	Side
KAN 790112	B
Revideret	Projekt
	7060



RECEIVER CIRCUIT

Initialer/dato
KAN 790112
Revideret

Side 9
Projekt ID 7060

