# DANSK DATA ELEKTRONIK <br> ID-7.000 CPU module <br> for 

the ID-7000 MICROPROCESSOR SYSTEM

December 1975
author: Ole Lading
rev. 22-2-77

## ID-7000 CPU-MODULE

## 1. Generel description.

The ID-7000 CPU-module is the processor module of the ID-7000 microprocessor system, which is based on the INTEL 8080A microprocessor chip. A description of the bus signals can be found in the ID-7000 System Description. In this document, a description of the different circuits in the CPU-module is given. In appendix 1 , the $D C$ - and $A C-s p e c i f i c a t i o n s$ of the module as seen from the terminals are given for use in designing modules for the ID-7000 microprocessor system. Appendix 2 contains a complete logic diagram of the module. Appendix 3 is a datasheet for the INTEL 8080A microprocessor chip. Appendix 4 contains a description of the functional behavior of the INTEL 8080A microprocessor. In appendix 5, a detailed description of the 8080 instruction set is given.

## 2. Construction.

The construction of the ID-7000 microprocessor module is shown in the blocked schematic in fig l. The module contains the following circuits:
a) INTEL 8080 A microprocessor chip.
b) Clock generator for the 8080A and associated logic.
c) Address bus drivers.
d) Bi-directional data bus drivers.
e) Status latch.
f) Logic for timing of the bus control signals $\overline{R R}, \overline{W R}, \overline{I N R}, \overline{\mathrm{OUTR}}$ and $\overline{A F B R}$.
g) Output drivers for control signals from the INTEL 8080A.
h) Buffers and synchronizing flip-flops for the control signals to the INTEL 8080A.

In the following sections the different circuits are described with reference to the complete logic diagram of the module (appendix 2).
a) INTEL 8080 A microprocessor chip. The architectural structure and the electrical properties of the 8080 A microprocessor chip will not be described here. Readers not familiar with the 8080 microprocessor are recommended to read appendix 4 before going on in this text.

| Navn ID-7000 CDU-module | Lb. nr. | Dato | Emne | Fag |
| :---: | :--- | :--- | :--- | :--- | :--- |
| BlockedShematic. |  | Add. | Side |  |


b) Clock phase generator (appendix 2.1). The data sheet for the 8080A microprocessor chip (appendix 3) specifies two clock phases $\varnothing$ I and $\phi 2$ as shown in fig. 2.

sig. 2

The clock phase generator is based on a self-correcting, modulo 8 John-son-counter running at a clock frequency of 16 MHz . The clock is generated by a crystal controlled clock generator. The clock phases from the clock phase generator ( $\phi 1, \phi 2, \phi 3$, VS and $\overline{16 M}$ ) used by the module are shown in fig. 3 with their nominal time relationship. As seen from the logic diagram (appendix 2.1), the clock phases $\not \subset 1$ and $\phi 2$ are generated in different ways: $\emptyset 1 \mathrm{H}, \emptyset 2 \mathrm{H}: 12 \mathrm{Volt}$ clock pulses for the 8080A. $\emptyset 1 T T L, \emptyset 2 T T L: T T L-c l o c k$ pulses for internal use。 $\emptyset 1 T, \emptyset 2 T: T T L-c l o c k$ pulses for the bus syster (terminals).
 vs
c) Address bus drivers (appendix 2.2): For the purpose of isolating the INTEL 8080 A from the terminals of the module and generating fan-out for driving many modules connected to the bus, the CPU module contains address bus driver circuitry. The address bus driver is two INTEL 8212 8-bit tristate buffer/latch circuits. By activating the bus control signal $\overline{\text { ABUSDIS_ }}$ $\overline{\text { ABLE }}$, the high-impedance state of the address bus drivers is obtained.


#### Abstract

d) Bi-directional data bus drivers (appendix 2.3) These drivers (2 INTEL 8216 4-bit bi-directional bus drivers) buffer the data between the 8080A microprocessor chip and the modules connected to the bus system. The drivers are in the input mode when the control signal DBIN from the 8080A is active, otherwise the drivers are in the output mode. The drivers can be disabled (output in high-impedance state) by activating the bus control signal DBUSDISABLE.


e) Status latch (appendix 2.3). This latch contains information on the current machine cycle. This information is placed on the internal data bus at $\varnothing 2 \uparrow$-time in the T1 state and is kept to $\varnothing 2 \uparrow$-time of T2. The SYNC control signal is active in the same time period. The signal $\bar{\phi} 2 \cdot$ SYNC is used as clock for the status latch. The status information is then present on the output of the status latch at $\varnothing 2 \downarrow$ time in Tl (plus a short time delay). An INTEL 8212 buffer/latch is used as status latch.

The following status bits are available on the bus for indication purposes and for use in special-purpose modules:

Ml: lst. cycle in instruction execution.
HLTA: 8080A in HALT-state.
STACK: The address on the address bus is a stack address.

## f) Request logic (appendix 2.4). This logic is used for timing and buf-

 fering the five bus request signals $\overline{\mathrm{RR}}, \overline{\mathrm{WR}}, \overline{\mathrm{INR}}, \overline{\mathrm{OUTR}}$ and $\overline{\mathrm{AFBR}}$. Only one request signal is active at a time, depending on the current machine cycle:$\overline{\mathrm{RR}}$
$\overline{\mathrm{WR}}$
$\overline{\mathrm{INR}}$
$\overline{\mathrm{OUTR}}$
$\overline{\mathrm{AFBR}}$

```
: fetch-,memory read-, stack read- cycles.
: memory write-, stack write- cycles.
: input- cycles.
    :output- cycles.
    : interrupt- cycles.
```

The ninth type of machine cycles, HALT generates no request signals.

The request timing is arranged tio simplify the construction of $I / O-$ and memory modules, and no other control signals are required for communication with such modules. However, to achieve this, the request signals must satisfy the following requirements:

The information on the address bus should be stable at least 120 nsec before the request signal activates and at least 120 nsec after the request signal deactivates. This permits $I / O$ and memory modules to use a gated request signal directly as write-clock if positive edge-triggered registers are used.

The request signal should be activated early enough for $I / O-$ or memory modules to have at least 120 nsec in which to activate the vent control-line, to extend the current machine cycle.

This timing is the same for all the request signals and is controlled by the $7470 \mathrm{flip}-\mathrm{flop}$. The contents of the status latch determine which request signal is to be activated.

The request control lines on the bus are driven by 7438 open collector power gates. This permits I/O-modules with DMA-capability to use the lines for reading or writing in memory, when the CPU is forced into HOLD mode (indicated by the HOLDA signal).
g) Output drivers for control signals from the 8080A (appendix 2.5). The driving capability of the 8080 A microprocessor chip itself is limited to 1 TTL gate. The output drivers generate fan-out for the internal logic and for the bus. The following 8080A control signals are available on the bus for indication and for use in special purpose modules: SYNC, $\overline{W G}$ (identical to the $8080 \mathrm{~A} \overline{\mathrm{WR}}$-signal, but renamed to distinguish from the $\overline{W R}-r e q u e s t$ signal) and HOLDA (hold acknowledge). The $\overline{W G}$ signal, which is activated when stable data from the 8080 A is available on the data bus, can be used. as clock in $I / 0$-modules where the registers are not positive edge triggered (see section g)).
h) Buffers and synchronizing flip-flops for the control signals to 8080 A (appendix 2.6). To isolate the INTEL 8080A from the terminals of the module, the latter is equipped with buffers for incoming control signals to the microprocessor chip. The control signals READY and HOLD are synchronized to obtain proper operation of the 8080 A microprocessor chip. The bus control lines $\overline{I N T}, \overline{\mathrm{VENT}}$ and $\overline{\mathrm{HOLDR}}$ are pulled to the +5 V supply by 1 K resistorb to assure proper operation in installations where no modules generating these signals are present.

The MEMDISABLE control line is not used by the CPU-module, but its pullup resistor has been placed on the CPU-module.

Appendix 2.6 also shows the power connections for the 8080A. All the voltages ( $+12 \mathrm{~V},+5 \mathrm{~V}$ and $\div 5 \mathrm{~V}$ ) are available in the bus system。

Al.1: DC-specifications:

## A1.1.1 Outputs:

Address bus $\operatorname{ADR}(15: 0)$ :

| Max. sink current | 15 mA | at | $0,45 \mathrm{~V}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| Max. source current | -1 mA | at | $3,65 \mathrm{~V}$ |  |
| Max. leakage current | $20 u \mathrm{~A}$ | at | $0,45 / 5,25 \mathrm{~V}$ | (high imp. state) |

Data bus $D(7: 0)$, output mode:

| Max. sink current | 25 mA | at | $0,45 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| Max. source current | $\div 1 \mathrm{~mA}$ | at | $3,65 \mathrm{~V}$ |
| max. leakage current | 100 uA | at | $0,45 / 5,25 \mathrm{~V}$ (high imp. state) |

Request signals ( $\overline{R R}, \overline{W R}, \overline{I N R}, \overline{O U T R}, \overline{A F B R}$ ) and $\overline{W G}-$ signal:
Max. sink current 32 mA at $0,4 \mathrm{~V}$
Max. source current $7,5 \mathrm{~mA}$ at 2,4V
The drivers are open collector ( 300 ohms pull-up)

MI, HLTA and STACK:
Max. sink current 15 mA at $0,45 \mathrm{~V}$
Max. source current $\div 1 \mathrm{~mA}$ at $3,65 \mathrm{~V}$
$\not \subset 1, \not 22$, HOLDA and SYNC:

| Max。 sink current | 20 mA | at | $0,5 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| Max. source current | 1 mA | at | $2,7 \mathrm{~V}$ |

16M:

| Max. sink current | $14,4 \mathrm{~mA}$ | at | $0,4 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| Max. source current | $0,36 \mathrm{~mA}$ | at | $2,4 \mathrm{~V}$ |

## INTE:

| Max. sink current | 8 mA | at | $0,5 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| Max. source current | $0,4 \mathrm{~mA}$ | at | $2,7 \mathrm{~V}$ |

A 1.2.1 8080-input: The timing diagram in fig. 1 shows the relationship between the relevant bus signals when the CPU executes an input-, read memory-/stack- or interrupt cycle. All time references are with respect to the $\not \subset$-clock phase on the terminal. The timing diagram is shown with no Tw-states between T1 and T2.


fig. 1
Timing relationship in input-,read memory/stack- or interrupt-cycles

A 1.2.2 8080-output: The timing diagram in fig. 2 shows the relationship between the relevant bus signals when the CPU executes an output- or write memory-/stack- cycle. All time references are with respect to the $\phi_{1}$-clock phase on the terminal unless otherwise specified. The timing diagram is shown with no Tw-states between TI and T2.


| SYNC set delay from | ¢1, T1 | tsd+ |  | 135 ns min | 315 ns max |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC reset delay from | ¢1, T2 | tsd+ |  | 135 ns min | 315 ns max |
| Address delay from | ¢1, T1 | tad |  | 125 ns min | 380 ns max |
| Request set delay from | ¢1, T2 | trd* |  | 30 ns min | 115 ns max |
| Request reset delay from | ¢1, 13 | trd+ |  | 405 ns min | 495 ns max |
| $\bar{W}$ cet delay from | $\not \subset 1, T 3$ | twd + |  | - 10 ns min | 185 ns max |
| WG reset delay from | . $\triangle 1, T 4 / T 1$ | twd+ |  | 10 ns min | 185 ns max |
| Data stable time before | $\overline{W G}-\downarrow$ | tds |  | : 165 ns min |  |
| Data stable time after | $\overline{W G}-\uparrow$ | tdh |  | 105 ns min |  |
| Cycle-status delay from | $\phi 1, \mathrm{Tl}$ | ted |  | ( 375 ns min | 405 ns max |

Timing relationship in output- or write memory-/stack- cycles

A 1.2.3 Wait-timing: $T o$ insert wait-cycles between $T 2$ and $T 3$, the vent bus line must be operated. This signal is synchronized on the CPU-module and the bus: signal may be operated at any time. To be recognized as a wait-request, the vent-line must be low at least tvs $=240 \mathrm{nsec}$ after $\varnothing 1, T 2$ and kept low at least until twi $=270 \mathrm{nsec}$ after $\varnothing 1, T 2$. In order to exit the wait-cycle ( $T w$ ), the line must be high during the same time perid in the Tw-state. When the machine cycle is prolonged with Tw-state(s), $a l l$ bus information (address, data, request lines, cycle status lines) remains stable. Fig. 3 shows an input machine cycle with one Tw-state. Note the input data setup time is now with respect to $\not \varnothing 1$ following the last Tw-state.

vent set-up time before vent hold time from

Data set-up time before
Data hold time from
$\not \varnothing 1, T 2 / T w:$
vt, $\mathrm{T} 2 / \mathrm{Tw}$
$\not 01, T 3$
ø1,T3

| tvs | $:$ | 240 |
| :--- | :--- | ---: |
| tvh | $:$ | 270 |
| tads | $:$ | 55 |
| td | $:$ | 265 |

ns min
ns min
ns min
ns min
fig. 3
WAIT-timing

A 1.2 .4 HOLD-timing: $T o$ force the CPU in the HOLD-mode, the $\overline{H O L D R}$ line must be operated. This signal is synchronized on the CPU-module and the line may be operated at any time. The synchronizing flip-flop is clocked at the trailing edge of $\varnothing 2$ in all states ( 375 nsek after $\varnothing 1$ leading edge). The HOLD-signal to the 8080 A is tested at $\varnothing 2$-time in T2. To be recognized in the current machine cycle, the $\overline{\mathrm{HOLDR}}$ line must be activated before the sampling time in the Tl state. The acknowledge for the holdrequest, HOLDA
 interrupt or input- cycle is in progress. In write- or output- cycles, the acknowledge is: given at 助-time in the state following T3. The CPU concludes the current machine cycle and enters the HOLD-mode (if the $\overline{H O L D R}$ is still active).

Exit from the HOLD-mode takes place, when the $\overline{H O L D R}$ line is deactivated. The state following that state, where the synchronizing flip-flop deactivates, is executed in HOLD-mode. At $\not \subset 1$-time in the next state, the HOLDA signal deactivates and normal proccessing resumes with Tl of a new machine cycle (if the $\overline{H O L D R}$ is extended) or with the machine cycle in progress (if the $\overline{H O L D R}$ is brief).

It should be mentioned, that a WAIT-request overides a HOLD-request. The HOLD-sequence continues, when the WAIT-state is left.

The timing diagram in fig. 4 shows the HolD-timing in read-, interruptor input machine cycles. In write- or output machine cycles, the timing is similar, except that the HOLDA is activated at $\varnothing \mathrm{l}$ time in the state following T3, as mentioned above.

When the HOLDA is generated by the CPU-module, the I/O-module generating the $\overline{H O L D R}$ signal may control the bus. The I/O - module is responsible not to disturb the execution of the current machine cycle. In practice this means, that the I/O-module can disable the busses at time following that state, where the HOLDA is generated.

The disable/enable time for the address bus drivers on the CPU-module is max. 45 nsec . The disable/enable time for the data bus drivers is max. 90 nsec .

$$
\begin{aligned}
& \text { BUSDISABLE: } \$ \phi 1 \text { nai der er HOLDA } \\
& \text { BUSENABLE: } \phi 2 \downarrow \text { nai der ihhe or HOLDA }
\end{aligned}
$$



*) Denne inverter arivendes for at give passende forsinkelse i" \$2.

Emne: ID-7000 CPU-module
Dok. nr.: Appendix 2


## Emme: ID 7000 CPU-module

A2.3: Bidiractional data bus drivers

Dok. nr.: Appendix 2, side 3
Navn: $O L$
Dato: 75-07-06


Emne: ID 7000 CPU-module
Dok. nr:: Appendix 2 Navn: OL
A2.4: Request Logic


Emne: ID 7000 CPU-module
A2.5: Output drivers

Dok. nr.: Appendix 2
Navn: $O L$
Dato: 75-07-06


| Emne: ID-7000 C $\rho \mathrm{CU}$-module | Dok. nr:: Appendix 2 | side 6 |  |
| :--- | :--- | :--- | :--- |
| A2.6: Input buffers and synchronising flip-flops | Navn: OL | Dato: is-07-06 | sider |



## intel

## Silicon Gate MOS 8080 A

## SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR <br> The 8080A is functionally and electrically compatible with the Inte ${ }^{\circledR 8} 8080$.

## - TTL Drive Capability

- $2 \mu$ s Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64 K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal,Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel ${ }^{\oplus}$ 8080A is a complete 8 -bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.
The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16 -line address and 8 -line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.


## 8080A FUNCTIONAL PIN DEFINITION

e following describes the function of all of the 8080A $1 / O$ pins. veral of the descriptions refer to internal timing periods.

## $\mathrm{A}_{15}$. $\mathrm{A}_{0}$ (output three-state)

DRESS BUS; the address bus provides the address to memory to 64 K 8 -bit words) or denotes the $\mathrm{I} / \mathrm{O}$ device number for up to 256 input and 256 output devices. $A_{0}$ is the least significant a fress bit.
[. $\mathrm{D}_{0}$ (input/output three-state) DATA BUS; the data bus provides bi-directional communication ween the CPU, memory, and I/O devices for instructions and a transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that de$s$ bes the current machine cycle. $D_{0}$ is the least significant bit.
NC (output)
SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to it icate the beginning of each machine cycle.

## D. IN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that data bus is in the input mode. This signal should be used to ble the gating of data onto the 8080A data bus from memory or $\mathrm{I} / \mathrm{O}$.

## ADY (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This tal is used to synchronize the CPU with slower memory or I/O fices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as if $g$ as the READY line is low. READY can also be used to single the CPU.

WAIT (output)
IT; the WAIT signal acknowledges that the CPU is in a WAIT state.
$\bar{V}$ (output) ITE; the $\overline{W R}$ signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the $\overline{W R}$ signal is active low ( $\overline{W R}=0$ ).

## LD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control he 8080A address and data bus as soon as the 8080A has compreted its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS ( ${ }_{5}-\mathrm{A}_{0}$ ) and DATA BUS ( $\mathrm{D}_{7}-\mathrm{D}_{0}$ ) will be in their high impedance s e. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.


## +DA (output)

LD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus


Pin Configuration
will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUTPUT operation.

In either case, the HLDA signal appears after the rising edge of $\phi_{1}$ and high impedance occurs after the rising edge of $\phi_{2}$.

## INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enaE': flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disebling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

## INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

RESET (input) [1]
RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at locatio- 0 in memory. The INTE and HLDA flip/flops are also reset. No: that the flags, accumulator, stack pointer, and registers are not cizered.

| $V_{S S}$ | $\Xi-a n d$ Réerence. |
| ---: | :--- |
| $V_{D D}$ | $--2 \pm 5 \%$ Vlts. |
| $V_{C C}$ | $-=5 \%$ Vcits. |
| $V_{B B}$ | $-=5 \%$ Vo (substrate bias). |
| $\phi_{1}, \phi_{2}$ | $=$ externally supplied clock phases. (non TTL compatible) |

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input or Output Voltages
With Respect to $V_{B B} \ldots . . . . . . . . . \quad-0.3 \mathrm{~V}$ to +20 V
$\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ With Respect to $\mathrm{V}_{\mathrm{BB}} \quad-0.3 \mathrm{~V}$ to +20 V
Power Dissipation
1.5 W
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{B B}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, Unless Otherwise Noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VILC | Clock Input Low Voltage | $\mathrm{V}_{S S}-1$ |  | $\mathrm{V}_{\text {SS }}+0.8$ | V | $\begin{aligned} \mathrm{I}_{\mathrm{OL}} & =1.9 \mathrm{~mA} \text { on all outputs, } \\ \mathrm{I}_{\mathrm{OH}} & =-150 \mu \mathrm{~A} . \end{aligned}$ |
| $V_{\text {IHC }}$ | Clock Input High Voltage | 9.0 |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $V_{\text {IL }}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{SS}}-1$ |  | $V_{S S}+0.8$ | V |  |
| $V_{\text {IH }}$ | Input High Voltage | 3.3 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 . | V |  |
| VOH | Output High Voltage | 3.7 |  |  | $\checkmark$ |  |
| IDD (av) | Avg. Power Supply Current ( $\mathrm{V}_{\mathrm{DD}}$ ) |  | 40 | 70 | mA | Operation$\mathrm{T}_{\mathrm{CY}}=.48 \mu \mathrm{sec}$ |
| ICC (AV) | Avg. Power Supply Current ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 60 | 80 | mA |  |
| $I_{B B}(\mathrm{AV})$ | Avg. Power Supply Current ( $\mathrm{V}_{\mathrm{BB}}$ ) |  | . 01 | 1 | mA |  |
| IIL | Input Leakage |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{~V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{SS}} \leqslant \mathrm{~V}_{\mathrm{CLOCK}} \leqslant \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{SS}} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{~V}_{\mathrm{SS}}+0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}+0.8 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Clock Leakage |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| $\mathrm{IDL}^{\text {[2] }}$ | Data Bus Leakage in Input Mode |  |  | $\begin{aligned} & -100 \\ & -2.0 \end{aligned}$ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |  |
| $t_{\text {fL }}$ | Address and Data Bus Leakage During HOLD |  |  | +10 -100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {ADDR/DATA }}=V_{\mathrm{CC}} \\ & V_{\text {ADDR/DATA }}=V_{\mathrm{SS}}+0.45 \mathrm{~V} \end{aligned}$ |

## CAPACITANCE

$T_{A}=25^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V}$

| Symbol | Parameter | Typ. | Max. | Unit | Test Condition |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\phi}$ | Clock Capacitance | 17 | 25 | pf | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 6 | 10 | pf | Unmeasured Pins <br> Returned to $\mathrm{V}_{\mathrm{SS}}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 10 | 20 | pf | Return |

## NOTES:

1. The RESET signal must be active for a minimum of 3 clock cycles.
2. When DBIN is high and $V_{I N}>V_{I H}$ an internal active pull up will be switched onto the Data Bus.
3. $\Delta I$ supply $/ \Delta T_{A}=-0.45 \% /{ }^{\circ} \mathrm{C}$.

TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED. [3]


DATA BUS CHARACTERISTIC DURING DBIN


## ILICON GATE MOS 8080A

c. ChARACTERISTICS
$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, Unless Otherwise Noted

| Symbol | Parameter | Min. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $E_{\mathrm{CY}^{\text {c }}}{ }^{[3]}$ | Clock Period | 0.48 | 2.0 | $\mu \mathrm{sec}$ | $\begin{aligned} & \left\{-c_{L}=100 \mathrm{pf}\right. \\ & -\mathrm{C}_{\mathrm{L}}=50 \mathrm{pf} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Clock Rise and Fall Time | 0 | 50 | nsec |  |
| ${ }_{\phi 1}$ | $\phi_{1}$ Pulse Width | 60 |  | nsec |  |
| $\mathrm{t}_{\phi 2}$ | $\phi_{2}$ Pulse Width | 220 |  | nsec |  |
| D1 | Delay $\phi_{1}$ to $\phi_{2}$ | 0 |  | nsec |  |
| $\square_{\text {D2 }}$ | Delay $\phi_{2}$ to $\phi_{1}$ | 70 |  | nsec |  |
| to3 | Delay $\phi_{1}$ to $\phi_{2}$ Leading Edges | 80 |  | nsec |  |
| $\mathrm{DA}^{[2]}$ | Address Output Delay From $\phi_{2}$ |  | 200 | nsec |  |
| $\mathrm{t}_{\text {DD }}{ }^{[2]}$ | Data Output Delay From $\phi_{2}$ |  | 220 | nsec |  |
| $\mathrm{DC}^{[2]}$ | Signal Output Delay From $\phi_{1}$, or $\phi_{2}$ (SYNC, $\overline{\text { WR }}$, WAIT, HLDA) |  | 120 | nsec |  |
| $\square_{\text {DF }}{ }^{[2]}$ | DBIN Delay From $\phi_{2}$ | 25 | 140 | nsec |  |
| $t_{\text {bl }}{ }^{[1]}$ | Delay for Input Bus to Enter Input Mode |  | ${ }^{\text {t }}$ DF | nsec |  |
| DS1 | Data Setup Time During $\phi_{1}$ and DBIN | 30 |  | $n$ sec |  |

TIMING WAVEFORMS ${ }^{[14]}$
(Note: Timing measurements are made at the following reference voltages: CLOCK " 1 " $=8.0 \mathrm{~V}$ $" 0$ " $=1.0 \mathrm{~V}$; INPUTS " 1 " = 3.3 V , " 0 " = 0.8 V ; OUTPUTS " 1 " = $2.0 \mathrm{~V}, " 0 "=0.8 \mathrm{~V}$.)

A.C. CHARACTERISTICS (Continued)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, Unless Otherwise Noted

| Symbol | Parameter | Min. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {DS2 }}$ | Data Setup Time to $\phi_{2}$ During DBIN | 150 |  | nsec | $C_{L}=50 \mathrm{pf}$ |
| $t_{\text {DH }}{ }^{[1]}$ | Data Hold Time From $\phi_{2}$ During DBIN | [1] |  | nsec |  |
| $t_{\text {IE }}{ }^{\text {[2] }}$ | INTE Output Delay From $\phi_{2}$ |  | 200 | nsec |  |
| $t_{\text {RS }}$ | READY Setup Time During $\phi_{2}$ | 120 |  | nsec |  |
| $\mathrm{t}_{\mathrm{HS}}$ | HOLD Setup Time to $\phi_{2}$ | 140 |  | nsec |  |
| $\mathrm{t}_{1 S}$ | INT Setup Time During $\phi_{2}$ (During $\phi_{1}$ in Halt Mode) | 120 |  | nsec |  |
| $t_{H}$ | Hold Time From $\phi_{2}$ (READY, INT, HOLD) | 0 |  | nsec |  |
| $t_{\text {FD }}$ | Delay to Float During Hold (Address and Data Bus) |  | 120 | nsec |  |
| $\mathrm{taW}{ }^{[2]}$ | Address Stable Prior to $\overline{W R}$ | [5] |  | nsec | $C_{L}=100 \mathrm{pf}:$ Address, Data <br> $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pf}: \overline{\mathrm{WR}}, \mathrm{HLDA}$, DBIN |
| $t_{\text {DW }}{ }^{[2]}$ | Output Data Stable Prior to $\overline{W R}$ | [6] |  | nsec |  |
| $\mathrm{two}^{[2]}$ | Output Data Stable From $\overline{W R}$ | [7] |  | nsec |  |
| ${ }_{\text {t }}^{\text {W }}{ }^{[2]}$ | Address Stable From WR | [7] |  | nsec |  |
| $\mathrm{t}_{\mathrm{HF}}{ }^{\text {[2] }}$ | HLDA to Float Delay | [8] |  | nsec |  |
| $t_{W F}{ }^{[2]}$ | $\overline{\text { WR }}$ to Float Delay | [9] |  | nsec |  |
| $\mathrm{taH}^{\text {[2] }}$ | Address Hold Time After DBIN During HLDA | -20 |  | nsec |  |

NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
${ }^{t_{D H}}=50 \mathrm{~ns}$ or $\mathrm{t}_{\mathrm{DF}}$, whichever is, less.
2. Load Circuit.

3. $t_{C Y}=t_{D 3}+t_{r \phi 2}+t_{\phi 2}+t_{f \phi 2}+t_{D 2}+t_{r \phi 1}>480 \mathrm{~ns}$.

TYPICAL $\triangle$ OUTPUT DELAY VS. $\triangle$ CAPACITANCE

4. The following are relevant when interfacing the 8080A to devices having $\mathrm{V}_{1 \mathrm{H}}=3.3 \mathrm{~V}$ :
a) Maximum output rise time from .8 V to $3.3 \mathrm{~V}=100 \mathrm{~ns} @ C_{L}=\mathrm{SPEC}$.
b) Output delay when measured to $3.0 \mathrm{~V}=\mathrm{SPEC}+60 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=\mathrm{SPEC}$.
c) If $C_{L} \neq S P E C$, add $.6 \mathrm{~ns} / \mathrm{pF}$ if $\mathrm{C}_{\mathrm{L}}>\mathrm{C}_{\text {SPEC }}$, subtract $.3 \mathrm{~ns} / \mathrm{pF}$ (from modified delay) if $\mathrm{C}_{\mathrm{L}}<\mathrm{C}_{\mathrm{SPEC}}$.
5. $t_{A W}=2 \mathrm{t}_{\mathrm{CY}}{ }^{-\mathrm{t}} \mathrm{D}^{-\mathrm{t}_{\mathrm{r} \phi} 2^{-140 n s e c} \text {. }}$

7. If not $H L D A, t W D=t W A=t D 3+t_{r} \phi 2+10 \mathrm{~ns}$. If $H L D A, t W D=t W A=t W F$.
8. $\mathrm{t}_{\mathrm{HF}}=\mathrm{t}_{\mathrm{D}} 3+\mathrm{t}_{\mathrm{r} \phi 2}-50 \mathrm{~ns}$.
9. ${ }^{2} W F=t_{D} 3+t_{\mathrm{r}}^{\mathrm{D} 2} 2-10 \mathrm{~ns}$
10. Data in must be stable for this period during DBIN $\cdot T_{3}$. Both $t_{D S 1}$ and $t_{D S 2}$ must be satisfied.
11. Ready signal must be stable for this period during $T_{2}$ or $T_{W}$. (Must be externally synchronized.)
12. Hold signal must be stable for this period during $T_{2}$ or $T_{W}$ when entering hold mode, and during $T_{3}, T_{4}, T_{5}$ and $T_{W H}$ when in hold mode. (External synchronization is not required.)
13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

## NSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.
Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.
The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.
Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080 A . The ability to
increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.
Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16 -bit register pairs directly.

## Data and Instruction Formats

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

$$
\begin{array}{|lllllll}
\hline D_{7} & D_{6} & D_{5} & D_{4} & D_{3} & D_{2} & D_{1} \\
\text { DATA WORD }
\end{array}
$$

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.
One Byte Instructions

$$
\begin{array}{|lllllllll}
\mathrm{D}_{7} & \mathrm{D}_{6} & \mathrm{D}_{5} & \mathrm{D}_{4} & \mathrm{D}_{3} & \mathrm{D}_{2} & \mathrm{D}_{1} & \mathrm{D}_{0} \\
\text { OP CODE }
\end{array}
$$

Two Byte Instructions

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |$\quad$ OP CODERAND

Three Byte Instructions

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ | OP CODE

For the 8080A a logic " 1 " is defined as a high level and a logic " 0 " is defined as a low level.

## INSTRUCTION SET

Summary of Processor Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Mnemonic \& Description \& 07 \& \multicolumn{8}{|c|}{Instruction Code ${ }^{\text {(1] }}$} \& Clock ${ }^{[2]}$ Cycles \& Mnemonic \& Description \& D7 \& $\mathrm{D}_{6}$ \& Instr
$D_{5}$ \& $\mathrm{D}_{4}$ \& ${ }^{\text {C }} \mathrm{C}$ \& de

$D_{2}$ \& $\mathrm{D}_{1}$ \& $D_{0}$ \& Clock ${ }^{2}$ Cycles <br>
\hline MOV $1 \cdot 12$ \& Move register to register \& 0 \& 1 \& 0 \& 0 \& D \& S \& S \& S \& S \& 5 \& RZ \& Return on zero \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& 0 \& 0 \& 5/11 <br>
\hline MOV M, ${ }_{\text {r }}$ \& Move register to memory \& 0 \& 1 \& 1 \& 1 \& 0 \& S \& S \& S \& S \& 7 \& RNZ \& Return on no zero \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 5/11 <br>
\hline MOV r, M \& Move memory to register \& 0 \& 1 \& D \& D \& 0 \& 1 \& 1 \& 0 \& 0 \& 7 \& RP \& Return on positive \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 5/11 <br>
\hline HLT \& Halt. \& 0 \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& \& 0 \& 7 \& RM \& Return on minus \& 1 \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& S/1 <br>
\hline MV1 r \& Move immediate register \& 0 \& 0 \& D \& D \& 0 \& 1 \& 1 \& \& 0 \& 7 \& RPE \& Return on parity even \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 0 \& 5/11 <br>
\hline MVI M \& Move immediate memory \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& \& 0 \& 10 \& RPO \& Return on parity odd \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& 5/11 <br>
\hline 1NR r \& Increment register \& 0 \& 0 \& 0 \& D \& D \& 1 \& 0 \& \& 0 \& 5 \& RST \& Restart \& 1 \& 1 \& A \& A \& A \& 1 \& 1 \& 1 \& 11 <br>
\hline DCR r \& Decrement register \& 0 \& 0 \& D \& D \& D \& 1 \& 0 \& \& 1 \& 5 \& IN \& Input \& 1 \& 1 \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& 10 <br>
\hline INR M \& Increment memory \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& \& 0 \& 10 \& OUT \& Output \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 1 \& 10 <br>
\hline DCA M \& Decrement memory \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& \& 1 \& 10 \& LXI B \& Load immediate register \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 10 <br>
\hline ADD r \& Add register to $A$ \& 1 \& 0 \& 0 \& 0 \& 0 \& S \& S \& \& S \& 4 \& \& Pair B \& C \& \& \& \& \& \& \& \& \& <br>
\hline ADC r \& Add register to A with carry \& 1 \& 0 \& 0 \& 0 \& 1 \& S \& S \& \& S \& 4 \& LXI D \& Load immediate register \& 0 \& 0 \& 0 \& 1 \& 0 \& 0 \& 0 \& 1 \& 10 <br>
\hline SUB r \& Subtract register from $A$ \& 1 \& 0 \& 0 \& 1 \& 0 \& S \& S \& \& S \& 4 \& \& Pair D \& E \& \& \& \& \& \& \& \& \& <br>
\hline SBB r \& Subtract register from A with borrow \& 1 \& 0 \& 0 \& 1 \& 1 \& S \& S \& \& S \& 4 \& LXIH \& Load imimediate register Pair H \& L \& 0 \& 0 \& 1 \& 0 \& 0 \& 0 \& 0 \& 1 \& 10 <br>
\hline ANA ${ }^{\text {r }}$ \& And register with A \& 1 \& 0 \& 1 \& 0 \& 0 \& S \& S \& \& S \& 4 \& LXISP \& Load immediate stack pointer \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 10 <br>
\hline XRA I \& Exclusive Or register with A \& 1 \& 0 \& 1 \& 0 \& 1 \& S \& S \& \& S \& 4 \& PUSH B \& Push register Pair B \& C on \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 11 <br>
\hline ORA \& Or register with A \& 1 \& 0 \& 1 \& 1 \& 0 \& S \& S \& \& S \& 4 \& \& stack \& \& \& \& \& \& \& 0 \& \& 11 <br>
\hline CMPr \& Compare register with $A$ \& 1 \& 0 \& 1 \& 1 \& 1 \& S \& S \& \& S \& 4 \& PUSH D \& Push register Pair D \& E on \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 11 <br>
\hline ADD M \& Add memory to $A$ \& 1 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& \& 0 \& 7 \& \& stack \& \& \& \& \& \& \& 0 \& \& 11 <br>
\hline ADC M \& Add memory to A with carry \& 1 \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& \& 0 \& 7 \& PUSH H \& Push register Pair H \& L on \& 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& 1 \& 11 <br>
\hline SUB M \& Subtract memory from A \& 1 \& 0 \& 0 \& 1 \& 0 \& 1 \& 1 \& \& 0 \& 7 \& \& stack \& \& \& \& \& \& \& \& \& <br>
\hline SBB M \& Subtract memory from A with borrow \& 1 \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& \& 0 \& 7 \& PUSH PSW \& Push A and Flags on stack \& 1 \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 11 <br>
\hline ANA M \& And memory with A \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 1 \& \& 0 \& 7 \& POP B \& Pop register pair B \& C off \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 10 <br>
\hline XRA M \& Exclusive Or memory with $A$ \& 1 \& 0 \& 1 \& 0. \& 1 \& 1 \& 1 \& \& 0 \& 7 \& \& stack \& \& \& \& \& \& \& \& \& <br>
\hline ORA M \& Or memory with A \& 1 \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& \& 0 \& 7 \& POP D \& Pop register pair D \& E off \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 0 \& 1 \& 10 <br>
\hline CMP M \& Compare memory with A \& 1 \& 0 \& 1 \& 1 \& 1 \& 1 \& 1 \& \& 0 \& 7 \& \& stack \& \& \& \& \& 0 \& 0 \& 0 \& 1 \& 10 <br>
\hline ADI \& Add immediate to $A$ \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& \& \& 0 \& 7 \& POP H \& Pop register pair H \& L off \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 1 \& 10 <br>

\hline ACl \& Add immediate to $A$ with carry \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& \& \& 0 \& 7 \& POP PSW \& | stack |
| :--- |
| Pop A and Flags | \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& 10 <br>

\hline SUI \& Subtract immediate from $A$ \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 1 \& \& 0 \& 7 \& \& off stack \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& 13 <br>
\hline SBI \& Subtract immediate from A with borrow \& 1 \& 1 \& 0 \& 1 \& 1 \& 1 \& \& \& 0 \& 7 \& STA \& Store A direct
Load A direct \& 0 \& 0 \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 13
4 <br>
\hline ANI \& And immediate with A \& 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& \& \& 0 \& 7 \& XCHG \& Exchange $D$ \& $E, H$ \& L. \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 1 \& 4 <br>
\hline XRI \& Exclusive Or immediate with A \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& \& \& 0 \& 7 \& XTHL \& Registers
Exchange top of stack, $\mathrm{H} \& \mathrm{~L}$. \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& 1 \& 18 <br>
\hline ORI \& Or immediate with $A$ \& 1 \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& , \& 0 \& 7 \& SPHL \& H\& L to stack pointer \& 1 \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& 5 <br>
\hline CPI \& Compare immediate with $A$ \& 1 \& 1 \& 1 \& 1 \& 1 \& 1 \& \& , \& 0 \& 7 \& PCHL \& H \& L to program counter \& 0 \& 1 \& 0 \& 0 \& 1 \& 0 \& 0 \& 1 \& 10 <br>
\hline RLC \& Rotate A left \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& \& , \& 1 \& 4 \& DAD B \& Add B \& C to H \& L \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 0 \& 1 \& 10 <br>
\hline RRC \& Rotate A right \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& \& , \& 1 \& 4 \& DAD D \& Add D \& E to H \& L \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 10 <br>
\hline RAL \& Rotate A left through carry \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& \& , \& 1 \& 4 \& DAD H \& Add H\&L to H \& L \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 10 <br>
\hline RAR \& Rotate A right through \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& \& 1 \& 1 \& 4 \& DAD SP \& Add stack pointer to H \& L \& 0 \& 0 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 10 <br>
\hline \& carry \& \& \& \& \& \& \& \& \& \& \& STAX B \& Store A indirect \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 7 <br>
\hline JMP \& Jump unconditional \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& \& 1 \& 0 \& 10
10 \& STAX D \& Store A indirect
Load A indirect \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 7 <br>
\hline JC \& Jump on carry \& 1 \& 1 \& 0 \& 1 \& 1 \& 0 \& \& 1 \& 0 \& 10
10 \& LDAX B
LDAX D \& Load $A$ indirect \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 7 <br>
\hline JNC \& Jump on no carry \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& \& \& 0 \& 10 \& LDAX D
INXB \& \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 5 <br>
\hline JZ \& Jump on zero \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& \& 1 \& 0 \& 10 \& INXB
INX \& Increment B \& C registers \& 0 \& 0 \& 0 \& 1 \& 0 \& 0 \& 1 \& 1 \& 5 <br>
\hline JNZ \& Jump on no zero \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& \& 1 \& 0 \& 10 \& INXD \& Increment D \& E registers \& 0 \& 0 \& \& 0 \& 0 \& 0 \& 1 \& 1 \& 5 <br>
\hline JP \& Jump on positive \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& \& 1 \& 0 \& 10 \& INXH \& Increment H \& L registers \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& 5 <br>
\hline JM \& Jump on minus \& 1 \& 1 \& 1 \& 1 \& 1 \& 0 \& \& 1 \& 0 \& 10 \& INX SP \& Increment stack pointer \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 1 \& 5 <br>
\hline JPE \& Jump on parity even \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& \& 1 \& 0 \& 10 \& DCX B \& Decrement B \& C \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& 5 <br>
\hline JPO \& Jump on parity odd \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& \& 1 \& 0 \& 10 \& DCXD \& Decrement D \& E \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 1 \& 5 <br>
\hline CALL \& Call unconditional \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& \& 0 \& 1 \& 17 \& DCX H \& Decrement H \& L \& 0 \& 0 \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& 5 <br>
\hline CC \& Call on carry \& 1 \& 1 \& 0 \& 1 \& 1 \& 1 \& \& 0 \& 0 \& 11/17 \& DCX SP \& Decrement stack pointer \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 1 \& 1 \& 4 <br>
\hline CNC \& Call on no carry \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& \& 0 \& 0 \& 11/17 \& CMA \& Complement A \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 1 \& 1 \& 4 <br>
\hline CZ \& Call on zero \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& \& 0 \& 0 \& 11/17 \& STC \& Set carry \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 1 \& 1 \& 4 <br>
\hline CNZ \& Call on no zero \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& \& 0 \& 0 \& 11/17 \& CMC \& Complement carry \& 0 \& 0 \& 1 \& 0 \& 0 \& 1 \& 1 \& 1 \& 4 <br>
\hline CP \& Call on positive \& 1 \& 1 \& 1 \& 1 \& 0 \& 1 \& \& 0 \& 0 \& 11/17 \& DAA \& Decimal adjust A \& 0 \& 0 \& 1 \& 0 \& 0 \& 0 \& 1 \& 0 \& 16 <br>
\hline CM \& Call on minus \& 1 \& 1 \& 1 \& 1 \& 1 \& 1 \& \& 0 \& 0 \& 11/17 \& SHLD \& Store H \& L direct \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 16 <br>
\hline CPE \& Call on parity even \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 \& \& 0 \& 0 \& 11/17 \& LHLD \& Load H \& L direct \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 1 \& 4 <br>
\hline CPO \& Call on parity odd \& 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& \& 0 \& 0 \& 11/17 \& EI \& Enable Interrupts \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& 4 <br>
\hline RET \& Return \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& \& 0 \& 1 \& 10 \& D1 \& Disable interrupt \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& 4 <br>
\hline RC \& Return on carry \& 1 \& 1 \& 0 \& 1 \& 1 \& 0 \& \& 0 \& 0 \& 5/11 \& NOP \& No-operation \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 4 <br>
\hline RNC \& Return on no carry \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& \& 0 \& 0 \& 5/11 \& \& \& \& \& . \& \& \& \& \& \& <br>
\hline
\end{tabular}

NOTES: 1. DDD or SSS - $000 \mathrm{~B}-001 \mathrm{C}-010 \mathrm{D}-011 \mathrm{E}-100 \mathrm{H}-101 \mathrm{~L}-110$ Memory - 111 A .
2. Two possible cycle times, $(5 / 11)$ indicate instruction cycles dependent on condition flags.

## 

The 8080 is a complete 8 -bit parallel, central processor unit (CPU) for use in general purpose digital computer systems. It is fabricated on a single LSI chip (see Figure 2-1). using Intel's n-channel silicon gate MOS process. The 8080 transfers data and internal state information via an 8 -bit, bidirectional 3 -state Data Bus ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ). Memory and peripheral device addresses are transmitted over a separate 16 -
bit 3-state Address Bus ( $A_{0}-A_{15}$ ). Six timing and control outputs (SYNC, DBIN, WAIT,WR, HLDA and INTE) emanate from the 8080 , while four control inputs (READY, HOLD, INT and RESET), four power inputs ( +12 v , +5 v , -5 v , and GND) and two clock inputs ( $\phi_{1}$ and $\phi_{2}$ ) are accepted by the 8080 .


Figure 2-1. 8080 Photomicrograph With Pin Designations

## ARCHITECTURE OF THE 8080 CPU

The 8080 CPU consists of the following functional units:

- Register array and address logic
- Arithmetic and logic unit (ALU)
- Instruction register and control section
- Bi-directional, 3-state data bus buffer

Figure 2-2 illustrates the functional blocks within the 8080 CPU .

## Registers:

The register section consists of a static RAM array organized into six 16 -bit registers:

- Program counter (PC)
- Stack pointer (SP)
- Six 8-bit general purpose registers arranged in pairs, referred to as B,C;D,E; and H,L
- A temporary register pair called $W, Z$

The program counter maintains the memory address of the current program instruction and is incremented auto-
matically during every instruction fetch. The stack pointer maintains the address of the next available stack location in memory. The stack pointer can be initialized to use any portion of read-write memory as a stack. The stack pointer is decremented when data is "pushed" onto the stack and incremented when data is "popped" off the stack (i.e., the stack grows "downward").

The six general purpose registers can be used either as single registers ( 8 -bit) or as register pairs (16-bit). The temporary register pair, $W, Z$, is not program addressable and is only used for the internal execution of instructions.

Eight-bit data bytes can be transferred between the internal bus and the register array via the register-select multiplexer. Sixteen-bit transfers can proceed between the register array and the address latch or the incrementer/ decrementer circuit. The address latch receives data from any of the three register pairs and drives the 16 address output buffers ( $A_{0} \cdot \mathrm{~A}_{15}$ ), as well as the incrementer/ decrementer circuit. The incrementer/decrementer circuit receives data from the address latch and sends it to the register array. The 16 -bit data can be incremented or decremented or simply transferred between registers.


Figure 2-2. 8080 CPU Functional Block Diagram

## Arithmetic and Logic Unit (ALU):

The ALU contains the following registers:

- An 8-bit accumulator
- An 8-bit temporary accumulator (ACT)
- A 5-bit flag register: zero, carry, sign, parity and auxiliary carry
- An 8-bit temporary register (TMP)

Arithmetic, logical and rotate operations are performed in the ALU. The ALU is fed by the temporary register (TMP) and the temporary accumulator (ACT) and carry flip-flop. The result of the operation can be transferred to the internal bus or to the accumulator; the ALU also feeds the flag register.

The temporary register (TMP) receives information from the internal bus and can send all or portions of it to the ALU, the flag register and the internal bus.

The accumulator (ACC) can be loaded from the ALU and the internal bus and can transfer data to the temporary accumulator (ACT) and the internal bus. The contents of the accumulator (ACC) and the auxiliary carry flip-flop can be tested for decimal correction during the execution of the DAA instruction (see Chapter 4).

## Instruction Register and Control:

During an instruction fetch, the first byte of an instruction (containing the OP code) is transferred from the internal bus to the 8 -bit instruction register.

The contents of the instruction register are, in turn, available to the instruction decoder. The output of the decoder, combined with various timing signals, provides the control signals for the register array, ALU and data buffer blocks. In addition, the outputs from the instruction decoder and external control signals feed the timing and state control section which generates the state and cycle timing signals.

## Data Bus Buffer:

This 8 -bit bidirectional 3 -state buffer is used to isolate the CPU's internal bus from the external data bus. ( $\mathrm{D}_{0}$ through $\mathrm{D}_{7}$ ). In the output mode, the internal bus content is loaded into an 8 -bit latch that, in turn, drives the data bus output buffers. The output buffers are switched off during input or non-transfer operations.

During the input mode, data from the external data bus is transferred to the internal bus. The internal bus is precharged at the beginning of each internal state, except for the transfer state ( $\mathrm{T}_{3}$-described later in this chapter).

## THE PROCESSOR CYCLE

An instruction cycle is defined as the time required to fetch and execute an instruction. During the fetch, a selected instruction (one, two or three bytes) is extracted from memory and deposited in the CPU's instruction register. During the execution phase, the instruction is decoded and translated into specific processing activities.

Every instruction cycle consists of one, two, three, four or five machine cycles. A machine cycle is required each time the CPU accesses memory or an I/O port. The fetch portion of an instruction cycle requires one machine cycle for each byte to be fetched. The duration of the execution portion of the instruction cycle depends on the kind of instruction that has been fetched. Some instructions do not require any machine cycles other than those necessary to fetch the instruction; other instructions, however, require additional machine cycles to write or read data to/ from memory or 1/O devices. The DAD instruction is an exception in that it requires two additional machine cycles to complete an internal register-pair add (see Chapter 4).

Each machine cycle consists of three, four or five states. A state is the smallest unit of processing activity and is defined as the interval between two successive positivegoing transitions of the $\phi_{1}$ driven clock pulse. The 8080 is driven by a two-phase clock oscillator. All processing activities are referred to the period of this clock. The two nonoverlapping clock pulses, labeled $\phi_{1}$ and $\phi_{2}$, are furnished by external circuitry. It is the $\phi_{1}$ clock pulse which divides each machine cycle into states. Timing logic within the 8080 uses the clock inputs to produce a SYNC pulse, which identifies the beginning of every machine cycle. The SYNC pulse is triggered by the low-to-high transition of $\phi_{2}$, as shown in Figure 2-3.

*SYNC DOES NOT OCCUR IN THE SECOND AND THIRD MACHINE CYCLES OF A DAD INSTRUCTION SINCE THESE MACHINE CYCLES ARE USED FOR AN INTERNAL REGISTER-PAIR ADD.

Figure 2-3. $\phi_{1}, \phi_{2}$ And SYNC Timing
There are three exceptions to the defined duration of a state. They are the WAIT state, the hold (HLDA) state and the halt (HLTA) state, described later in this chapter. Because the WAIT, the HLDA, and the HLTA states depend upon external events, they are by their nature of indeterminate length. Even these exceptional states, however, must
be synchronized with the pulses of the driving clock. Thus, the duration of all states are integral multiples of the clock period.

To summarize then, each clock period marks a state; three to five states constitute a machine cycle; and one to five machine cycles comprise an instruction cycle. A full instruction cycle requires anywhere from four to eightteen states for its completion, depending on the kind of instruction involved.

## Machine Cycle Identification:

With the exception of the DAD instruction, there is just one consideration that determines how many machine cycles are required in any given instruction cycle: the number of times that the processor must reference a memory address or an addressable peripheral device, in order to fetch and execute the instruction. Like many processors, the 8080 is so constructed that it can transmit only one address per machine cycle. Thus, if the fetch and execution of an instruction requires two memory references, then the instruction cycle associated with that instruction consists of two machine cycles. If five such references are called for, then the instruction cycle contains five machine cycles.

Every instruction cycle has at least one reference to memory, during which the instruction is fetched. An instruction cycle must always have a fetch, even if the execution of the instruction requires no further references to memory. The first machine cycle in every instruction cycle is therefore a FETCH. Beyond that, there are no fast rules. It depends on the kind of instruction that is fetched.

Consider some examples. The add-register (ADD r) instruction is an instruction that requires only a single machine cycle (FETCH) for its completion. In this one-byte instruction, the contents of one of the CPU's six general purpose registers is added to the existing contents of the accumulator. Since all the information necessary to execute the command is contained in the eight bits of the instruction code, only one memory reference is necessary. Three states are used to extract the instruction from memory, and one additional state is used to accomplish the desired addition. The entire instruction cycle thus requires only one machine cycle that consists of four states, or four periods of the external clock.

Suppose now, however, that we wish to add the contents of a specific memory location to the existing contents of the accumulator (ADD M). Although this is quite similar in principle to the example just cited, several additional steps will be used. An extra machine cycle will be used, in order to address the desired memory location.

The actual sequence is as follows. First the processor extracts from memory the one-byte instruction word addressed by its program counter. This takes three states. The eight-bit instruction word obtained during the FETCH machine cycle is deposited in the CPU's instruction register and used to direct activities during the remainder of the instruction cycle. Next, the processor sends out, as an address,
the contents of its H and L registers. The eight-bit data word returned during this MEMORY READ machine cycle is placed in a temporary register inside the 8080 CPU . By now three more clock periods (states) have elapsed. In the seventh and final state, the contents of the temporary register are added to those of the accumulator. Two machine cycles, consisting of seven states in all, complete the "ADD M" instruction cycle.

At the opposite extreme is the save $H$ and $L$ registers (SHLD) instruction, which requires five machine cycles. During an "SHLD" instruction cycle, the contents of the processor's $H$ and $L$ registers are deposited in two sequentially adjacent memory locations; the destination is indicated by two address bytes which are stored in the two memory locations immediately following the operation code byte. The following sequence of events occurs:
(1) A FETCH machine cycle, consisting of four states. During the first three states of this machine cycle, the processor fetches the instruction indicated by its program counter. The program counter is then incremented. The fourth state is used for internal instruction decoding.
(2) A MEMORY READ machine cycle, consisting of three states. During this machine cycle, the byte indicated by the program counter is read from memory and placed in the processor's Z register. The program counter is incremented again.
(3) Another MEMORY READ machine cycle, consisting of three states, in which the byte indicated by the processor's program counter is read from memory and placed in the W register. The program counter is incremented, in anticipation of the next instruction fetch.
(4) A MEMORY WRITE machine cycle, of three states, in which the contents of the $L$ register are transferred to the memory location pointed to by the present contents of the $W$ and $Z$ registers. The state following the transfer is used to increment the $W, Z$ register pair so that it indicates the next memory location to receive data.
(5) A MEMORY WRITE machine cycle, of three states, in which the contents of the H register are transferred to the new memory location pointed to by the $W, Z$ register pair.

In summary, the "SHLD" instruction cycle contains five machine cycles and takes 16 states to execute.

Most instructions fall somewhere between the extremes typified by the "ADD r" and the "SHLD" instructions. The input (INP) and the output (OUT) instructions, for example, require three machine cycles: a FETCH, to obtain the instruction; a MEMORY READ, to obtain the address of the object peripheral; and an INPUT or an OUTPUT machine cycle, to complete the transfer.

While no one instruction cycle will consist of more then five machine cycles, the following ten different types of machine cycles may occur within an instruction cycle:
(8) INTERRUPT
(9) HALT
(10)

## FETCH (M1)

MEMORY READ
MEMORY WRITE
STACK READ
STACK WRITE
INPUT
OUTPUT

HALT•INTERRUPT

The machine cycles that actually do occur in a particular instruction cycle depend upon the kind of instruction, with the overriding stipulation that the first machine cycle in any instruction cycle is always a FETCH.

The processor identifies the machine cycle in progress by transmitting an eight-bit status word during the first state of every machine cycle. Updated status information is presented on the 8080's data lines ( $D_{0}-D_{7}$ ), during the SYNC interval. This data should be saved in latches, and used to develop control signals for external circuitry. Table $2-1$ shows how the positive-true status information is distributed on the processor's data bus.

Status signals are provided principally for the control of external circuitry. Simplicity of interface, rather than machine cycle identification, dictates the logical definition of individual status bits. You will therefore observe that certain processor machine cycles are uniquely identified by a single status bit, but that others are not. The $M_{1}$ status bit (D6), for example, unambiguously identifies a FETCH machine cycle. A STACK READ; on the other hand, is indicated by the coincidence of STACK and MEMR signals. Machine cycle identification data is also valuable in the test and de-bugging phases of system development. Table 2-1 lists the status bit outputs for each type of machine cycle.

## State Transition Sequence:

Every machine cycle within an instruction cycle consists of three to five active states (referred to as $T_{1}, T_{2}, T_{3}$, $T_{4}, T_{5}$ or $\left.T_{W}\right)$. The actual number of states depends upon the instruction being executed, and on the particular machine cycle within the greater instruction cycle. The state transition diagram in Figure $2-4$ shows how the 8080 proceeds from state to state in the course of a machine cycle. The diagram also shows how the READY, HOLD, and INTERRUPT lines are sampled during the machine cycle, and how the conditions on these lines may modify the
basic transition sequence. In the present discussion, we are concerned only with the basic sequence and with the READY function. The HOLD and INTERRUPT functions will be discussed later.

The 8080 CPU does not directly indicate its internal state by transmitting a "state control" output during each state; instead, the 8080 supplies direct control output (INTE, HLDA, DBIN, $\overline{W R}$ and WAIT) for use by external circuitry.

Recall that the 8080 passes through at least three states in every machine cycle, with each state defined by successive low-to-high transitions of the $\phi_{1}$ clock. Figure $2-5$ shows the timing relationships in a typical FETCH machine cycle. Events that occur in each state are referenced to transitions of the $\phi_{1}$ and $\phi_{2}$ clock pulses.

The SYNC signal identifies the first state $\left\{T_{1}\right\rangle$ in every machine cycle. As shown in Figure 2-5, the SYNC signal is related to the leading edge of the $\phi_{2}$ clock. There is a delay ( $t D C$ ) between the low-to-high transition of $\phi_{2}$ and the positive-going edge of the SYNC pulse. There also is a corresponding delay (also tDC) between the next $\phi_{2}$ pulse and the falling edge of the SYNC signal. Status information is displayed on $D_{0}-D_{7}$ during the same $\phi_{2}$ to $\phi_{2}$ interval. Switching of the status signals is likewise controlled by $\phi_{2}$.

The rising edge of $\phi_{2}$ during $T_{1}$ also loads the processor's address lines ( $A_{0}-A 15$ ). These lines become stable within a brief delay ( ${ }^{\mathrm{DA}}$ ) of the $\phi_{2}$ clocking pulse, and they remain stable until the first $\phi_{2}$ pulse after state $\mathrm{T}_{3}$. This gives the processor ample time to read the data returned from memory.

Once the processor has sent an address to memory, there is an opportunity for the memory to request a WAIT. This it does by pulling the processor's READY line low, prior to the "Ready set-up" interval (tRS) which occurs. during the $\phi_{2}$ pulse within state $T_{2}$ or TW. As long as the READY line remains low, the processor will idle, giving the memory time to respond to the addressed data request. Refer to Figure 2-5.

The processor responds to a wait request by entering an alternative state ( $T W$ ) at the end of $T_{2}$, rather than proceeding directly to the $T_{3}$ state. Entry into the TW state is indicated by a WAIT signal from the processor, acknowledging the memory's request. A low-to-high transition on the WAIT line is triggered by the rising edge of the $\phi_{1}$ clock and occurs within a brief delay ( $\mathrm{t}_{\mathrm{DC}}$ ) of the actual entry into the TW state.

A wait period may be of indefinite duration. The processor remains in the waiting condition until its READY line again goes high. A READY indication must precede the falling edge of the $\phi_{2}$ clock by a specified interval ( $t_{R S}$ ), in order to guarantee an exit from the TW state. The cycle may then proceed, beginning with the rising edge of the next $\phi_{1}$ clock. A WAIT interval will therefore consist of an integral number of TW states and will always be a multiple of the clock period.

Instructions for the 8080 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.

## STATUS INFORMATION DEFINITION

 Data BusSymbols Bit

## Definition

INTA* D
$\overline{W O} \quad D_{1}$
$D_{1}$
Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function ( $\overline{\mathrm{WO}}=0$ ). Otherwise, a READ memory or INPUT operation will be executed.
STACK $D_{2}$
Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA $\quad D_{3} \quad$ Acknowledge signal for HALT instruction. OUT $\quad \mathrm{D}_{4} \quad$ Indicates that the address bus contains the address of an output device and the data bus will contain the output data when $\overline{W R}$ is active.
$M_{1} \quad D_{5} \quad$ Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
$I N P^{*} \quad D_{6}$
Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR ${ }^{*} \quad D_{7}$
Designates that the data bus will be used for memory read data.
*These three status bits can be used to control
the flow of data onto the 8080 data bus.


## STATUS WORD CHART



Table 2-1. 8080 Status Bit Definitions


Figure 2-4. CPU State Transition Diagram

The events that take place during the $T_{3}$ state are determined by the kind of machine cycle in progress. In a FETCH machine cycle, the processor interprets the data on its data bus as an instruction. During a MEMORY READ or a STACK READ, data on this bus is interpreted as a data word. The processor outputs data on this bus during a MEMORY WRITE machine cycle. During I/O operations, the processor may either transmit or receive data, depending on whether an OUTPUT or an INPUT operation is involved.

Figure 2-6 illustrates the timing that is characteristic of a data input operation. As shown, the low-to-high transition of $\phi_{2}$ during $T_{2}$ clears status information from the processor's data lines, preparing these lines for the receipt of incoming data. The data presented to the processor must have stabilized prior to both the " $\phi_{1}$-data set-up" interval ( ${ }^{\text {DS } 1}$ ), that precedes the falling edge of the $\phi_{1}$ pulse defining state $T_{3}$, and the " $\phi_{2}$-data set-up" interval ( $\mathrm{DS}_{2}$ ), that precedes the rising edge of $\phi_{2}$ in state $T_{3}$. This same
data must remain stable during the "data hold" interval ( t DH ) that occurs following the rising edge of the $\phi_{2}$ pulse. Data placed on these lines by memory or by other external devices will be sampled during $T_{3}$.

During the input of data to the processor, the 8080 generates a DBIN signal which should be used externally to enable the transfer. Machine cycles in which DBIN is available include: FETCH, MEMORY READ, STACK READ, and INTERRUPT. DBIN is initiated by the rising edge of $\phi_{2}$ during state $T 2$ and terminated by the corresponding edge of $\phi_{2}$ during $T_{3}$. Any $T_{W}$ phases intervening between $T_{2}$ and $\mathrm{T}_{3}$ will therefore extend DBIN by one or more clock periods.

Figure 2-7 shows the timing of a machine cycle in which the processor outputs data. Output data may be destined either for memory or for peripherals. The rising edge of $\phi_{2}$ within state $T_{2}$ clears status information from the CPU's data lines, and loads in the data which is to be output to external devices. This substitution takes place within the


NOTE: (N) Refer to Status Word Chart on Page 2-6.
Figure 2-5. Basic 8080 Instruction Cycle


NOTE: (N) Refer to Status Word Chart on Page 2-6.

Figure 2-6. Input Instruction Cycle


NOTE: (N) Refer to Status Word Chart on Page 2-6.

Figure 2-7. Output Instruction Cycle
"data output delay" interval (tDD) following the $\phi_{2}$ clock's leading edge. Data on the bus remains stable throughout the remainder of the machine cycle, until replaced by updated status information in the subsequent $T_{1}$ state. Observe that a READY signal is necessary for completion of an OUTPUT machine cycle. Unless such an indication is present, the processor enters the TW state, following the $T_{2}$ state. Data on the output lines remains stable in the interim, and the processing cycle will not proceed until the READY line again goes high.

The 8080 CPU generates a $\overline{W R}$ output for the synchronization of external transfers, during those machine cycles in which the processor outputs data. These include MEMORY WRITE, STACK WRITE, and OUTPUT. The negative-going leading edge of $\overline{W R}$ is referenced to the rising edge of the first $\phi_{1}$ clock pulse following $T_{2}$, and occurs within a brief delay ( $\mathrm{t}_{\mathrm{DC}}$ ) of that event. $\overline{\mathrm{WR}}$ remains low until re-triggered by the leading edge of $\phi_{1}$ during the state following $T_{3}$. Note that any $T_{W}$ states intervening between $T_{2}$ and $T_{3}$ of the output machine cycle will neces-
sarily extend $\overline{W R}$, in much the same way that DBIN is affected during data input operations.

All processor machine cycles consist of at least three states: $T_{1}, T_{2}$, and $T_{3}$ as just described. If the processor has to wait for a response from the peripheral or memory with which it is communicating, then the machine cycle may also contain one or more TW states. During the three basic states, data is transferred to or from the processor.

After the $T_{3}$ state, however, it becomes difficult to generalize. $T_{4}$ and $T_{5}$ states are available, if the execution of a particular instruction requires them. But not all machine cycles make use of these states. It depends upon the kind of instruction being executed, and on the particular machine cycle within the instruction cycle. The processor will terminate any machine cycle as soon as its processing activities are completed, rather than proceeding through the $T_{4}$ and $T_{5}$ states every time. Thus the 8080 may exit a machine cycle following the $T_{3}$, the $T_{4}$, or the $T_{5}$ state and proceed directly to the $T_{1}$ state of the next machine cycle.

| STATE | ASSOCIATED ACTIVITIES |
| :---: | :--- |
| $T_{1}$ | A memory address or I/O device number is <br> placed on the Address Bus (A 15-0); status <br> information is placed on Data Bus (D7-0). |
| $\mathrm{T}_{2}$ | The CPU samples the READY and HOLD in- <br> puts and checks for halt instruction. |
| TW | Processor enters wait state if READY is low <br> or if HALT instruction has been executed. |
| T3 | An instruction byte (FETCH machine cycle), <br> data byte (MEMORY READ, STACK READ) <br> or interrupt instruction (INTERRUPT machine <br> cycle) is input to the CPU from the Data Bus; <br> or a data byte (MEMORY WRITE, STACK <br> WRITE or OUTPUT machine cycle) is output <br> onto the data bus. |
| T4 <br> T5 | States T4 and T5 are available if the execu- <br> tion of a particular instruction requires them; <br> if not, the CPU may skip one or both of <br> them. T4 and T5 are only used for internal <br> processor operations. |

Table 2-2. State Definitions

## INTERRUPT SEQUENCES

The 8080 has the built-in capacity to handle external interrupt requests. A peripheral device can initiate an interrupt simply by driving the processor's interrupt (INT) line high.

The interrupt (INT) input is asynchronous, and a request may therefore originate at any time during any instruction cycle. Internal logic re-clocks the external request, so that a proper correspondence with the driving clock is established. As Figure 2-8 shows, an interrupt request (INT) arriving during the time that the interrupt enable line (INTE) is high, acts in coincidence with the $\phi_{2}$ clock to set the internal interrupt latch. This event takes place during the last state of the instruction cycle in which the request occurs, thus ensuring that any instruction in progress is completed before the interrupt can be processed.

The INTERRUPT machine cycle which follows the arrival of an enabled interrupt request resembles an ordinary FETCH machine cycle in most respects. The $M_{1}$ status bit is transmitted as usual during the SYNC interval. It is accompanied, however, by an INTA status bit ( $\mathrm{D}_{0}$ ) which acknowledges the external request. The contents of the program counter are latched onto the CPU's address lines during $\top_{1}$, but the counter itself is not incremented during the INTERRUPT machine cycle, as it otherwise would be.

In this way, the pre-interrupt status of the program counter is preserved, so that data in the counter may be restored by the interrupted program after the interrupt request has been processed.

The interrupt cycle is otherwise indistinguishable from an ordinary FETCH machine cycle. The processor itself takes no further special action. It is the responsibility of the peripheral logic to see that an eight-bit interrupt instruction is "jammed" onto the processor's data bus during state $T_{3}$. In a typical system, this means that the data-in bus from memory must be temporarily disconnected from the processor's main data bus, so that the interrupting device can command the main bus without interference.

The 8080's instruction set provides a special one-byte call which facilitates the processing of interrupts (the ordinary program Call takes three bytes). This is the RESTART instruction (RST). A variable three-bit field embedded in the eight-bit field of the RST enables the interrupting device to direct a Call to one of eight fixed memory locations. The decimal addresses of these dedicated locations are: $0,8,16$, $24,32,40,48$, and 56 . Any of these addresses may be used to store the first instruction(s) of a routine designed to service the requirements of an interrupting device. Since the (RST) is a call, completion of the instruction also stores the old program counter contents on the STACK.


Figure 2-8. Interrupt Timing


Figure 2-9. HOLD Operation (Read Mode)


Figure 2-10. HOLD Operation (Write Mode)

## HOLD SEQUENCES

The 8080A CPU contains provisions for Direct Memory Access (DMA) operations. By applying a HOLD to the appropriate control pin on the processor, an external device can cause the CPU to suspend its normal operations and relinquish control of the address and data busses. The processor responds to a request of this kind by floating its address to other devices sharing the busses. At the same time, the processor acknowledges the HOLD by placing a high on its HLDA outpin pin. During an acknowledged HOLD, the address and data busses are under control of the peripherai which originated the request, enabling it to conduct memory transfers without processor intervention.

Like the interrupt, the HOLD input is synchronized internally. A HOLD signal must be stable prior to the "Hold set-up" interval ( $t_{H S}$ ), that precedes the rising edge of $\phi_{2}$.

Figures 2.9 and 2.10 illustrate the timing involved in HOLD operations. Note the delay between the asynchronous HOLD REQUEST and the re-clocked HOLD. As shown in the diagram, a coincidence of the READY, the HOLD, and the $\phi_{2}$ clocks sets the internal hold latch. Setting the latch enables the subsequent rising edge of the $\phi_{1}$ clock pulse to trigger the HLDA output.

Acknowledgement of the HOLD REQUEST precedes slightly the actual floating of the processor's address and data lines. The processor acknowledges a HOLD at the beginning of $T_{3}$, if a read or an input machine cycle is in progress (see Figure 2-9). Otherwise, acknowledgement is deferred until the beginning of the state following $T_{3}$ (see Figure 2-10). In both cases, however, the HLDA goes high within a specified delay ( $t_{D C}$ ) of the rising edge of the selected $\phi_{1}$ clock pulse. Address and data lines are floated within a brief delay after the rising edge of the next $\phi_{2}$ clock pulse. This relationship is also shown in the diagrams.

To all outward appearances, the processor has suspended its operations once the address and data busses are floated. Internally, however, certain functions may continue. If a HOLD REQUEST is acknowledged at $T_{3}$, and if the processor is in the middle of a machine cycle which requires four or more states to complete, the CPU proceeds through $T_{4}$ and $T_{5}$ before coming to a rest. Not until the end of the machine cycle is reached will processing activities cease. Internal processing is thus permitted to overlap the external DMA transfer, improving both the efficiency and the speed of the entire system.

The processor exits the holding state through a sequence similar to that by which it entered. A HOLD REQUEST is terminated asynchronously when the external device has completed its data transfer. The HLDA output
returns to a low level following the leading edge of the next $\phi 1$ clock pulse. Normal processing resumes with the machine cycle following the last cycle that was executed.

## HALT SEQUENCES

When a halt instruction (HLT) is executed, the CPU enters the halt state ( $T_{W H}$ ) after state $T_{2}$ of the next machine cycle, as shown in Figure 2-11. There are only three ways in which the 8080 can exit the halt state:

- A high on the RESET line will always reset the 8080 to state $\mathrm{T}_{1}$; RESET also clears the program counter.
- A HOLD input will cause the 8080 to enter the hold state, as previously described. When the HOLD line goes low, the 8080 re-enters the halt state on the rising edge of the next $\phi_{1}$ clock pulse.
- An interrupt (i.e., INT goes high while INTE is enabled) will cause the 8080 to exit the Halt state and enter state $T_{1}$ on the rising edge of the next $\phi_{1}$ clock pulse. NOTE: The interrupt enable (INTE) flag must be set when the halt state is entered; otherwise, the 8080 will only be able to exit via a RESET signal.
Figure 2-12 illustrates halt sequencing in flow chart form.


## START-UP OF THE 8080 CPU

When power is applied initially to the 8080 , the processor begins operating immediately. The contents of its program counter, stack pointer, and the other working registers are naturally subject to random factors and cannot be specified. For this reason, it will be necessary to begin the power-up sequence with RESET.

An external RESET signal of three clock period duration (minimum) restores the processor's internal program counter to zero. Program execution thus begins with memory location zero, following a RESET. Systems which require the processor to wait for an explicit start-up signal will store a halt instruction ( $E 1, H L T$ ) in the first two locations. A manual or an automatic INTERRUPT will be used for starting. In other systems, the processor may begin executing its stored program immediately. Note, however, that the RESET has no effect on status flags, or on any of the processor's working registers (accumulator, registers, or stack pointer). The contents of these registers remain indeterminate, until initialized explicitly by the program.


NOTE: (N) Refer to Status Word Chart on Page 2-6
Figure 2-11. HALT Timing


Figure 2-12. HALT Sequence Flow Chart.


NOTE: (N) Reter to Status Word Chart on Page 2.6.

Figure 2-13. Reset.


Figure 2-14. Relation between HOLD and INT in the HALT State.

| MNEMONIC | OP CODE |  | M1 ${ }^{[1]}$ |  |  |  |  | M2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $D_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}$ | T1 | $\mathrm{T}^{[2]}$ | T3 | T4 | T5 | T1 | T2 ${ }^{[2]}$ | T3 |
| MOV 11.12 | 010 D | D S S S | PC OUT STATUS | $\mathrm{PC}=\mathrm{PC}+1$ | INST $\rightarrow$ TMP/IR | $($ SSS $) \rightarrow$ TMP | $($ TMP) $\rightarrow$ DDD |  |  | $8$ |
| MOV r, M | 01 D D | D 110 | $x$ | $4$ |  | x ${ }^{(3)}$ | ETS | HL OUT STATUS ${ }^{6]}$ | DATA | DDD |
| MOV M, r | 0111 | 0 S S S |  |  |  | $(\mathrm{SSS}) \rightarrow$ TMP | $\cdots$ | HL OUT STATUS(7) | (TMP) | -DATA BuS |
| SPHL | $1 \begin{array}{llll}1 & 1 & 1\end{array}$ | 1001 |  |  |  | (HL) | SP |  | < |  |
| MVI r, data | 00 D | D 110 |  |  |  | x | 1. 8 | PC OUT STATUS[6] |  | -DDDD |
| MVI M, data | 00011 | 0110 |  |  | . | x |  | 4 |  | $\rightarrow$ TMP |
| LXI ip. data | 0 O R P | 00001 |  |  |  | X | $\cdots$ |  | $P C=P C+1 \quad B 2$ | $\rightarrow 1$ |
| LDA addr | $\begin{array}{lllll}0 & 0 & 1\end{array}$ | 1010 |  |  |  | X |  |  | $\mathrm{PC}=\mathrm{PC}+1 \quad \mathrm{~B} 2$ | z |
| STA addr | 00011 | 0010 |  |  |  | $\times$ | $3$ |  | $\mathrm{PC}=\mathrm{PC}+1 \quad \mathrm{~B} 2$ | $\rightarrow 2$ |
| LHLD addr | 0010 | 1010 |  |  |  | X | \% | 1 | $P C=P C+1 \quad 82$ | $\rightarrow$ Z |
| SHLD addr | 0010 | 0010 |  |  |  | X |  | PC OUT STATUS ${ }^{[6]}$ | $P C=P C+1 \quad B 2$ | $\rightarrow 2$ |
| LDAX rp ${ }^{[4]}$ | 00 R P | 1010 |  |  |  | X |  | rp OUT STATUS[6] | DATA- | -A |
| STAX rpp ${ }^{[4]}$ | 0 O R P | 0010 |  |  |  | x | $\cdots$ | rp OUT STATUS ${ }^{[7]}$ |  | - data bus |
| XCHG | 1110 | 1011 |  |  |  | $(\mathrm{HL}) \longrightarrow(\mathrm{DE})$ |  |  |  |  |
| ADD r | 1000 | 0 s s s |  |  |  | $\underset{\substack{\text { (SSS }) \rightarrow \text { TMP } \\(A) \rightarrow A C T}}{ }$ |  | [9] | $(A C T)+(T M P) \rightarrow A$ |  |
| ADD M | 1000 | 0110 |  |  |  | $(\mathrm{A}) \rightarrow \mathrm{ACT}$ |  | HL OUT STATUS ${ }^{[6]}$ | DATA | $\rightarrow$ TMP |
| ADI data | 1100 | 0110 |  |  |  | $(A) \rightarrow A C T$ |  | PC OUT STATUS[6] | $P C=P C+1 \quad B 2$ | -TMP |
| ADC r | 1000 | 1 S S S |  |  |  | $\begin{aligned} & \text { (SSS } \rightarrow \text { TMP } \\ & (\mathrm{A}) \rightarrow \mathrm{ACT} \end{aligned}$ | - | 19) | $(A C T)+(T M P)+C Y \rightarrow A$ |  |
| ADC M | 1000 | 1110 |  |  |  | ( A$) \rightarrow \mathrm{ACT}$ | $\because$ | HL OUT STATUS[6] | DATA | -TMP |
| ACl data | 1100 | 1110 |  |  |  | $(A) \rightarrow A C T$ | $\therefore$ \% | PC OUT STATUS[6] | $P C=P C^{+}+1 \quad B 2-$ | -TMP |
| SUB r | 1001 | 0 S S S |  |  |  | $\underset{\substack{(S S S) \rightarrow T M P \\(A) \rightarrow A C T}}{\left(A_{2}\right)}$ |  | [9] | $(A C T)$-(TMP) $\rightarrow$ A |  |
| SuB M | 1001 | 0110 |  |  |  | $(A) \rightarrow A C T$ |  | HL OUT STATUS ${ }^{[6]}$ | DATA- | -TMP |
| SUI data | 1101 | 0110 |  |  |  | $(\mathrm{A}) \rightarrow \mathrm{ACT}$ |  | PC OUT STATUS[6] | $\mathrm{PC}=\mathrm{PC}+1 \quad \mathrm{~B} 2$ | -TMP |
| SBB r | 1001 | 1 S s s |  |  |  | $\begin{aligned} & (S S S) \rightarrow T M P \\ & (A) \rightarrow A C T \end{aligned}$ |  | (9) | ( ACT )-(TMP)-CY $\rightarrow$ ( |  |
| SBB M | 10001 | 1110 |  |  |  | $(\mathrm{A}) \rightarrow \mathrm{ACT}$ |  | HL OUT STATUS ${ }^{6]}$ | DATA | -TMP |
| SBI data | 1101 | 1110 |  |  |  | $(\mathrm{A}) \rightarrow \mathrm{ACT}$ |  | PC OUT STATUS ${ }^{(6]}$ | $\mathrm{PC}=\mathrm{PC}+1 \quad \mathrm{~B} 2-$ | -TMP |
| INR r | 000 D | D 100 |  |  |  | $\begin{aligned} & (D D D)+T M P \\ & (T M P)+1 \rightarrow A L U \end{aligned}$ | $A L U \rightarrow D D D$ |  | $\bigcirc$ |  |
| INR M | 00011 | 0100 |  |  |  | $x$ |  | HL OUT STATUS ${ }^{6]}$ | DATA (TMP)+1 | $\begin{aligned} & =T M P \\ & -A L U \end{aligned}$ |
| DCR r | 0000 | D 101 |  |  |  | $\begin{aligned} & (\mathrm{DDD}) \rightarrow \mathrm{TMP} \\ & (\mathrm{TMP})+1 \rightarrow \mathrm{ALU} \end{aligned}$ | ALU $\rightarrow$ DDD |  |  |  |
| DCR M | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | 0101 |  |  |  | X |  | HL OUT STATUS[6] | DATA (TMP)-1 | $\begin{aligned} & =\text { TMP } \\ & -A L U \end{aligned}$ |
| INX rp | 0 ORP | $\begin{array}{llll}0 & 0 & 1\end{array}$ |  |  |  | (RP) + 1 | LP |  |  |  |
| DCX rp | 0 O R P | 101 |  |  |  | (RP) - 1 | RP |  |  | . |
| DAD rp ${ }^{(8)}$ | 0 O R P | 1001 |  |  |  | X |  | $($ ri) $\rightarrow$ ACT | $\begin{aligned} & (\mathrm{L}) \rightarrow T M P P_{1} \\ & (\mathrm{ACT})+(\mathrm{TMP}) \rightarrow \mathrm{ALU} \end{aligned}$ | ALUTL, CY |
| DAA | 0010 | $\begin{array}{lllll}0 & 1 & 1\end{array}$ |  |  | $1$ | DAA $\rightarrow$ A, FLAGS ${ }^{10]}$ |  |  |  |  |
| ANA ${ }^{\text {r }}$ | 1010 | 0 s s s | 1 | $p$ | 1 | $\begin{aligned} & (S S S) \rightarrow T M P \\ & (A) \rightarrow A C T \end{aligned}$ |  | (9) | $(A C T)+(T M P) \rightarrow A$ |  |
| ANA M | 1010 | 0110 | PC OUT STATUS | $\mathrm{PC}=\mathrm{PC}+1$ | INST $\rightarrow$ TMP/IR | $(\mathrm{A}) \rightarrow \mathrm{ACT}$ |  | HL OUT STATUS ${ }^{[6]}$ | DATA- | $\rightarrow$ TMP |





## NOTES

1. The first memory cycle (M1) is always an instruction fetch; the first (or only) byte, containing the op code, is fetched during this cycle.
2. If the READY input from memory is not high during T2 of each memory cycle, the processor will enter a wait state (TW) until READY is sampled as high.
3. States $T 4$ and $T 5$ are present, as required, for operations which are completely internal to the CPU. The contents of the internal bus during T4 and T5 are available at the data bus; this is designed for testing purposes only. An " X " denotes that the state is present, but is only used for such internal operations as instruction decoding.
4. Only register pairs $\mathrm{rp}=\mathrm{B}$ (registers B and C ) or $\mathrm{rp}=\mathrm{D}$ (registers D and E) may be specified.
5. These states are skipped.
6. Memory read sub-cycles; an instruction or data word will be read.
7. Memory write sub-cycle.
8. The READY signal is not required during the second and third sub-cycles (M2 and M3). The HOLD signal is accepted during M2 and M3. The SYNC signal is not generated during M2 and M3. During the execution of DAD, M2 and M3 are required for an internal register-pair add; memory is not referenced.
9. The results of these arithmetic, logical or rotate instructions are not moved into the accumulator (A) until state T2 of the next instruction cycle. That is, A is loaded while the next instruction is being fetched; this overlapping of operations allows for faster processing.
10. If the value of the least significant 4-bits of the accumulator is greater than 9 or if the auxiliary carry bit is set, 6 is added to the accumulator. If the value of the most significant 4-bits of the accumulator is now greater than 9, or if the carry bit is set, 6 is added to the most significant 4-bits of the accumulator.
11. This represents the first sub-cycle (the instruction fetch) of the next instruction cycle.
12. If the condition was met, the contents of the register pair $W Z$ are output on the address lines $\left(\mathrm{A}_{0-15}\right)$ instead of the contents of the program counter (PC).
13. If the condition was not met, sub-cycles M4 and M5 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.
14. If the condition was not met, sub-cycles M2 and M3 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.
15. Stack read sub-cycle.
16. Stack write sub-cycle.
17. CONDITION

CCC
$N Z$ - not zero $(Z=0) \quad 000$
$Z-$ zero $(Z=1) \quad 001$
NC - no carry $(\mathrm{CY}=0) \quad 010$
$C-\operatorname{carry}(C Y=1) \quad 011$
PO - parity odd $(P=0) \quad 100$
$P E$ - parity even $(P=1) \quad 101$
$P$ - plus $(S=0) \quad 110$
$M-\operatorname{minus}(S=1) \quad 111$
18. I/O sub-cycle: the I/O port's 8 -bit select code is duplicated on address lines 0-7 ( $\mathrm{A}_{0.7}$ ) and 8-15 ( $\mathrm{A}_{8-15}$ ).
19. Output sub-cycle.
20. The processor will remain idle in the halt state until an interrupt, a reset or a hold is accepted. When a hold request is accepted, the CPU enters the hold mode; after the hold mode is terminated, the processor returns to the halt state. After a reset is accepted, the processor begins execution at memory location zero. After an interrupt is accepted, the processor executes the instruction forced onto the data bus (usually a restart instruction).

| SSS or DDD | Value | rp | Value |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 111 | B | 00 |  |  |
| B | 000 | D | 01 |  |  |
| C | 001 | H | 10 |  |  |
| D | 010 | SP | 11 |  |  |
| E | 011 |  |  |  |  |
| H | 100 |  |  |  |  |
| L | 101 |  |  |  |  |
|  |  |  |  |  |  |

A computer, no matter how sophisticated, can only do what it is "told" to do. One "tells" the computer what to do via a series of coded instructions referred to as a Program. The realm of the programmer is referred to as Software, in contrast to the Hardware that comprises the actual computer equipment. A computer's software refers to all of the programs that have been written for that computer.

When a computer is designed, the engineers provide the Central Processing Unit (CPU) with the ability to perform a particular set of operations. The CPU is designed such that a specific operation is performed when the CPU control logic decodes a particular instruction. Consequently, the operations that can be performed by a CPU define the computer's Instruction Set.

Each computer instruction allows the programmer to initiate the performance of a specific operation. All computers implement certain arithmetic operations in their instruction set, such as an instruction to add the contents of two registers. Often logical operations (e.g., OR the contents of two registers) and register operate instructions (e.g., increment a register) are included in the instruction set. A computer's instruction set will also have instructions that move data between registers, between a register and memory, and between a register and an I/O device. Most instruction sets also provide Conditional Instructions. A conditional instruction specifies an operation to be performed only if certain conditions have been met; for example, jump to a particular instruction if the result of the last operation was zero. Conditional instructions provide a program with a decision-making capability.

By logically organizing a sequence of instructions into a coherent program, the programmer can "tell" the computer to perform a very specific and useful function.

The computer, however, can only execute programs whose instructions are in a binary coded form (i.e., a series of 1 's and 0 's), that is called Machine Code. Because it would be extremely cumbersome to program in machine code, programming languages have been developed. There
are programs available which convert the programming language instructions into machine code that can be interpreted by the processor.

One type of programming language is Assembly Language. A unique assembly language mnemonic is assigned to each of the computer's instructions. The programmer can write a program (called the Source Program) using these mnemonics and certain operands; the source program is then converted into machine instructions (called the Object Code). Each assembly language instruction is converted into one machine code instruction (1 or more bytes) by an Assembler program. Assembly languages are usually machine dependent (i.e., they are usually able to run on only one type of computer).

## THE 8080 INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- Data Transfer Group-move data between registers or between memory and registers
- Arithmetic Group - add, subtract, increment or decrement data in registers or in memory
- Logical Group - AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- Branch Group - conditional and unconditional jump instructions, subroutine call instructions and return instructions
- Stack, I/O and Machine Control Group - includes I/O instructions, as well as instructions for maintaining the stack and internal control flags.


## Instruction and Data Formats:

Memory for the 8080 is organized into 8 -bit quantities, called Bytes. Each byte has a unique 16 -bit binary address corresponding to its sequential position in memory.

The 8080 can directly address up to 65,536 bytes of memory, which may consist of both read-only memory (ROM) elements and random-access memory (RAM) elements (read/ write memory).

Data in the 8080 is stored in the form of 8-bit binary integers:

> | DATA WORD |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7}^{\prime}$ $\mathrm{D}_{6}$ $\mathrm{D}_{5}$ $\mathrm{D}_{4}$ $\mathrm{D}_{3}$ $\mathrm{D}_{2}$ <br> $\mathrm{D}_{1}$ $\mathrm{D}_{0}$     <br> MSB LSB     |  |  |  |  |

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BIT 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8 bit number) is referred to as the Most Significant Bit (MSB).

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.

Single Byte Instructions


Two-Byte Instructions

Byte One | $D_{7}$ | $\mid$ |  | $\mid$ |  | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |



Three-Byte Instructions

Byte One | $D_{7}$ |  |  |  |  | $\mid$ |
| :--- | :--- | :--- | :--- | :--- | :--- |



## Addressing Modes:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

- Direct - Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the low-order bits of the address are in byte 2, the high-order bits in byte 3 ).
- Register - The instruction specifies the register or register-pair in which the data is located.
- Register Indirect - The instruction specifies a reg-ister-pair which contains the memory
address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).
- Immediate - The instruction contains the data itself. This is either an 8 -bit quantity or a 16 -bit quantity (least significant byte first, most significant byte second).
Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:
- Direct - The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.)
- Register indirect - The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)
The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.


## Condition Flags:

There are five condition flags associated with the execution of instructions on the 8080 . They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and are each represented by a 1-bit register in the CPU. A flag is "set" by forcing the bit to 1 ; "reset" by forcing the bit to 0 .

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0 , this flag is set; otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the value 1 , this flag is set; otherwise it is reset.
Parity: If the modulo 2 sum of the bits of the result of the operation is 0 , (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result has odd parity).
Carry: If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the highorder bit, this flag is set; otherwise it is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator) instruction.

## Symbols and Abbreviations:

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

| SYMBOLS | MEANING |
| :---: | :---: |
| accumulator | Register A |
| addr | 16-bit address quantity |
| data | 8 -bit data quantity |
| data 16 | 16-bit data quantity |
| byte 2 | The second byte of the instruction |
| byte 3 | The third byte of the instruction |
| port | 8 -bit address of an I/O device |
| r,r1,r2 | One of the registers $A, B, C, D, E, H, L$ |
| DDD,SSS | The bit pattern designating one of the re ters $A, B, C, D, E, H, L$ (DDD $=$ destination, $S S$ source): |
|  | DDD or SSS REGISTER NAME |
|  | 111 A |
|  | 000 B |
|  | 001 C |
|  | 010 D |
|  | 011 E |
|  | 100 H |
|  | 101 L |
| rp | One of the register pairs: |
|  | $B$ represents the $B, C$ pair with $B$ as the $h$ order register and $C$ as the low-order regis |
|  | $D$ represents the D,E pair with $D$ as the $h$ order register and E as the low-order regis |
|  | $H$ represents the $H, L$ pair with $H$ as the $h$ order register and $L$ as the low-order regis |
|  | SP represents the 16 -bit stack poin register. |
| RP | The bit pattern designating one of the re ter pairs B,D,H,SP: |
|  | RP REGISTER PAIR |
|  | 00 B-C |
|  | 01 D.E |
|  | 10 H-L |
|  | 11 SP |

PC 16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
SP $\quad 16$-bit stack pointer register (SPH and SPL are used to refer to the high-order and loworder 8 bits respectively).
$r_{m}$
Z,S,P,CY,AC The condition flags:
Zero,
Sign,
Parity,
Carry,
and Auxiliary Carry, respectively.
( ) The contents of the memory location or registers enclosed in the parentheses.

| $\longleftarrow$ | "Is transferred to" |
| :---: | :---: |
| $\wedge$ | Logical AND |
| $\forall$ | Exclusive OR |
| V | Inclusive OR |
| + | Addition |
| - | Two's complement subtraction |
| * | Multiplication |
| $\leftrightarrow$ | "Is exchanged with" |
| - | The one's complement (e.g., ( $\overline{\mathrm{A}})$ ) |
| n | The restart number 0 through 7 |
| NNN | The binary representation 000 through 111 for restart number 0 through 7 respectively. |

## Description Format:

The following pages provide a detailed description of the instruction set of the 8080 . Each instruction is described in the following manner:

1. The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
3. The next line(s) contain a symbolic description of the operation of the instruction.
4. This is followed by a narative description of the operation of the instruction.
5. The following line(s) contain the binary fields and patterns that comprise the machine instruction.
6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.

## Data Transfer Group:

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)
$(r 1) \longleftarrow(r 2)$
The content of register r 2 is moved to register r 1 .

| 0 | 1 | $D$ | $D$ | $D$ | $S$ | $S$ | $S$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 5
Addressing: register
Flags: none

MOV r, M (Move from memory)
$(r) \longleftarrow((H)(L))$
The content of the memory location, whose address is in registers H and L , is moved to register r .

| 0 | 1 | $D$ | $D$ | $D$ | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MOV M, $\mathbf{r} \quad$ (Move to memory)
$((H)(L)) \longleftarrow(r)$
The content of register $r$ is moved to the memory location whose address is in registers H and L .

| 0 | 1 | 1 | 1 | 0 | s | s | S |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MVI r, data (Move Immediate)
(r) $\longleftarrow$ (byte 2)

The content of byte 2 of the instruction is moved to register r .

| 0 |  | D | D | D | 1 |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| data |  |  |  |  |  |  |  |  |
| Cycles: 2 |  |  |  |  |  |  |  |  |
| States: |  |  |  |  |  |  |  |  |
| Addressing: immediate |  |  |  |  |  |  |  |  |
| Flags: none |  |  |  |  |  |  |  |  |

MVI M, data (Move to memory immediate)
$((\mathrm{H})(\mathrm{L})) \longleftarrow$ (byte 2)
The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L .

| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| data |  |  |  |  |  |  |  |

Cycles: 3
States: 10
Addressing: immed./reg. indirect
Flags: none

LXI rp, data 16 (Load register pair immediate)
$($ rh $) \longleftarrow$ (byte 3),
(rl) $\longleftarrow$ (byte 2)
Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

| 0 | 0 | $R$ | $P$ | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| low-order data |  |  |  |  |  |  |  |
| high-order data |  |  |  |  |  |  |  | | Cycles: 3 |
| ---: | :--- |
| States: 10 |
| Addressing: immediate |
| Flags: none |

LDA addr
(Load Accumulator direct)
(A) $\_(\text {(byte } 3)$ (byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A .

| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| low-order addr |  |  |  |  |  |  |  |
| high-order addr |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Cycles: 4
States: 13
Addressing: direct
Flags: none

## STA addr

(Store Accumulator direct)
((byte 3)(byte 2)) $\longleftarrow$ (A)
The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.

| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| low-order addr |  |  |  |  |  |  |  |
| high-order addr |  |  |  |  |  |  |  |


| Cycles: | 4 |
| ---: | :--- |
| States: | 13 |
| Addressing: | direct |
| Flags: | none |

LHLD addr
(Load H and L direct)
(L) $\longleftarrow(($ byte 3$)$ (byte 2))
$(\mathrm{H}) \longleftarrow(($ byte 3$)$ (byte 2$)+1)$
The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L . The content of the memory location at the succeeding address is moved to register H .


Cycles: 5
States: 16
Addressing: direct
Flags: none

SHLD addr (Store $H$ and $L$ direct)
((byte 3) (byte 2)) $\longleftarrow$ (L)
$($ (byte 3$)($ byte 2$)+1) \longleftarrow(\mathrm{H})$
The content of register $L$ is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.

| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| low-order addr |  |  |  |  |  |  |  |  |
| high-order addr |  |  |  |  |  |  |  |  |

Cycles: 5
States: 16
Addressing: direct
Flags: none

## LDAX rp (Load accumulator indirect)

$(A) \longleftarrow((r p))$
The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs $r p=B$ (registers $B$ and $C$ ) or $r p=D$ (registers D and E) may be specified.

| 0 |  | R |  | 1 |  | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycles: 2 <br> States: 7 <br> Addressing: reg. indirect <br> Flags: none |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| STAX rp$((\mathrm{rp}))$$\leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

The content of register $A$ is moved to the memory location whose address is in the register pair rp. Note: only register pairs $r p=B$ (registers $B$ and $C$ ) or $r p=D$ (registers D and E) may be specified.

| 0 | 0 | $R$ | $P$ | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Cycles: 2 <br> States: 7 <br> Addressing: reg. indirect <br> Flags: none |  |  |  |  |  |  |  |

XCHG (Exchange $H$ and $L$ with $D$ and $E$ )
$(\mathrm{H}) \longleftrightarrow$ (D)
$(\mathrm{L}) \longleftrightarrow$ (E)
The contents of registers $H$ and $L$ are exchanged with the contents of registers D and E .

| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 4
Addressing: register
Flags: none

## Arithmetic Group:

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

## ADD r (Add Register)

$(A) \longleftarrow(A)+(r)$
The content of register $r$ is added to the content of the accumulator. The result is placed in the accumulator.

| 1 | 0 | 0 | 0 | 0 | s | s | s |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 4
Addressing: register
Flags: $Z, S, P, C Y, A C$

ADD M (Add memory)
$(A) \longleftarrow(A)+((H)(L))$
The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.


ADI data
(Add immediate)
$(\mathrm{A}) \longleftarrow(\mathrm{A})+$ (byte 2$)$
The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.

| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| data |  |  |  |  |  |  |  |

Cycles: 2
States: 7
Addressing: immediate
Flags: $\quad Z, S, P, C Y, A C$

ADC r (Add Register with carry)
$(A) \longleftarrow(A)+(r)+(C Y)$
The content of register $r$ and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.

| 1 | 0 | 0 | 0 | 1 | S | S | S |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| Cycles: | 1 |  |  |  |  |  |  |
| States: | 4 |  |  |  |  |  |  |
|  | Addressing: | register |  |  |  |  |  |
|  | Flags: | Z,S,P,CY,AC |  |  |  |  |  |

ADC M (Add memory with carry)
$(A) \longleftarrow(A)+((H)(L))+(C Y)$
The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.


Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

## ACI data <br> (Add immediate with carry)

$(A) \longleftarrow(A)+($ byte 2$)+(C Y)$
The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.

| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| data |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |


| Cycles: | 2 |
| ---: | :--- |
| States: | 7 |
| Addressing: | immediate |
| Flags: | $\mathrm{Z}, \mathrm{S}, \mathrm{P}, \mathrm{CY}, \mathrm{AC}$ |

## SUB r (Subtract Register)

$(A) \longleftarrow(A)-(r)$
The content of register $r$ is subtracted from the content of the accumulator. The result is placed in the accumulator.

| 1 | 0 | 0 | 1 | 0 | S | S | S |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Cycles: 1 <br> States: 4 <br>  Addressing: <br> Flags: register <br>  $\mathrm{Z}, \mathrm{S}, \mathrm{P}, \mathrm{CY}, \mathrm{AC}$ |  |  |  |  |  |  |  |

SUB M (Subtract memory)
$(A) \longleftarrow(A)-((H)(L))$
The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.


SUI data
(Subtract immediate)
$(\mathrm{A}) \longleftarrow(\mathrm{A})-$ (byte 2)
The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.

| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| data |  |  |  |  |  |  |  |  |


| Cycles: | 2 |
| ---: | :--- |
| States: | 7 |
| Addressing: | immediate |
| Flags: | $Z, S, P, C Y, A C$ |

SBB r (Subtract Register with borrow)
$(A) \longleftarrow(A)-(r)-(C Y)$
The content of register $r$ and the content of the $C Y$ flag are both subtracted from the accumulator. The result is placed in the accumulator.


SBI data
(Subtract immediate with borrow)
(A) $\longleftarrow$
(A) - (byte 2) - (CY)

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| data |  |  |  |  |  |  |  |

Cycles: 2
States: 7
Addressing: immediate
Flags: $\quad Z, S, P, C Y, A C$

INR $\mathbf{r} \quad$ (Increment Register)
$(r) \longleftarrow(r)+1$
The content of register $r$ is incremented by one. Note: All condition flags except CY are affected.


INR M (Increment memory)
$((H)(L)) \longleftarrow((H)(L))+1$
The content of the memory location whose address is contained in the $H$ and $L$ registers is incremented by one. Note: All condition flags except CY are affected.


Cycles: 3
States: 10
Addressing: reg. indirect
Flags: $\quad Z, S, P, A C$

## DCR r (Decrement Register)

$$
(r) \longleftarrow(r)-1
$$

The content of register $r$ is decremented by one. Note: All condition flags except CY are affected.

| 0 | 0 | $D$ | $D$ | $D$ | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles.
States: 5
Addressing: register
Flags: $\quad Z, S, P, A C$

DCR M (Decrement memory)
$((H)(L)) \longleftarrow((H)(L))-1$
The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 3
States: 10
Addressing: reg. indirect
Flags: $\quad Z, S, P, A C$

INX rp (Increment register pair)
$(r h)(r l) \longleftarrow(r h)(r l)+1$
The content of the register pair rp is incremented by one. Note: No condition flags are affected.

| 0 | 0 | R | P | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 5
Addressing: register
Flags: none

DCX rp (Decrement register pair)
$(r h)(r l) \longleftarrow(r h)(r l)-1$
The content of the register pair $r p$ is decremented by one. Note: No condition flags are affected.

| 0 | 0 | R | P | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 5
Addressing: register
Flags: none

DAD rp (Add register pair to H and L )
$(\mathrm{H})(\mathrm{L}) \longleftarrow(\mathrm{H})(\mathrm{L})+(\mathrm{rh})(\mathrm{rl})$
The content of the register pair $\dot{r p}$ is added to the content of the register pair $H$ and L . The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.

| 0 | 0 | $R$ | $P$ | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| Cycles: | 3 |  |  |  |  |  |  |
| States: | 10 |  |  |  |  |  |  |
| Addressing: | register <br> Flags: <br> CY |  |  |  |  |  |  |

DAA (Decimal Adjust Accumulator)
The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9 , or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

$$
\begin{aligned}
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\
\hline
\end{array} \\
& \text { Cycles: } 1 \\
& \text { States: } 4 \\
& \text { Flags: } Z, S, P, C Y, A C
\end{aligned}
$$

## Logical Group:

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

## ANA $r \quad$ (AND Register)

$(A) \longleftarrow(A) \wedge(r)$
The content of register $r$ is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.


Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC
ANA M (AND memory)
$(A) \longleftarrow(A) \wedge((H)(L))$
The contents of the memory location whose address is contained in the $H$ and $L$ registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.

| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Cycles: 2 <br> States: 7 <br>  Addressing: <br> reg. indirect  <br>  Flags: <br> Z,S,P,CY,AC  |  |  |  |  |  |  |  |

$(\mathrm{A}) \longleftarrow(\mathrm{A}) \wedge$ (byte 2)
The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. The CY and $A C$ flags are cleared.

| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| data |  |  |  |  |  |  |  |  |

Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

## XRA $\mathbf{r}$ (Exclusive OR Register)

$$
(\mathrm{A}) \longleftarrow(\mathrm{A}) \forall(\mathrm{r})
$$

The content of register $r$ is exclusive-or'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.


XRA M (Exclusive OR Memory)

$$
(A) \longleftarrow(A) \forall((H)(L))
$$

The content of the memory location whose address is contained in the $H$ and $L$ registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.


XRI data (Exclusive OR immediate)
(A) $\longleftarrow$ (A) $\forall$ (byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.


Cycles: 2
States: 7
Addressing: immediate Flags: Z,S,P,CY,AC

ORA $r$ (OR Register)
$(A) \longleftarrow(A) V(r)$
The content of register $r$ is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.


ORA M (OR memory)
$(A) \longleftarrow(A) \vee((H)(L))$
The content of the memory location whose address is contained in the $H$ and $L$ registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC
ORI data (OR Immediate)
$(\mathrm{A}) \longleftarrow$ (A) V (byte 2)
The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.


Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

CMP r (Compare Register)
(A) - (r)

The content of register $r$ is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The $Z$ flag is set to 1 if $(A)=(r)$. The CY flag is set to 1 if $(A)<(r)$.

| 1 | 0 | 1 | 1 | 1 | $S$ | $S$ | $S$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

CMP M
(A) $-((\mathrm{H})(\mathrm{L}))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The $Z$ flag is set to 1 if $(A)=((H)(L))$. The CY flag is set to 1 if $(A)<((H)(L))$.


Cycles: 2
States: 7
Addressing: reg. indirect
Flags: $\quad Z, S, P, C Y, A C$

CPI data (Compare immediate)
(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The $Z$ flag is set to 1 if $(A)=$ (byte 2 ). The $C Y$ flag is set to 1 if (A) $<$ (byte 2 ).

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| data |  |  |  |  |  |  |  |  |

Cycles: 2
States: 7
Addressing: immediate
Flags: $\quad Z, S, P, C Y, A C$

RLC (Rotate left)
$\left(A_{n+1}\right) \longleftarrow\left(A_{n}\right) ;\left(A_{0}\right) \longleftarrow\left(A_{7}\right)$
$(C Y) \leftarrow\left(A_{7}\right)$
The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.

| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 4
Flags: CY

RRC (Rotate right)
$\left(A_{n}\right) \longleftarrow\left(A_{n-1}\right) ; \quad\left(A_{7}\right) \longleftarrow\left(A_{0}\right)$
$(C Y) \leftarrow\left(A_{0}\right)$
The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.

| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 4
Flags: CY

RAL (Rotate left through carry)
$\left(A_{n+1}\right) \longleftarrow\left(A_{n}\right) ;(C Y) \longleftarrow\left(A_{7}\right)$
$\left(A_{0}\right) \leftarrow(C Y)$
The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.

| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Cycles: | 1 |  |  |  |
|  |  |  | States: | 4 |  |  |  |
|  |  |  | Flags: | CY |  |  |  |

RAR $\begin{aligned} & \text { (Rotate right through carry) } \\ & \left(\mathrm{A}_{n}\right) \longleftarrow\left(\mathrm{A}_{n+1}\right) ;(\mathrm{CY}) \longleftarrow\left(\mathrm{A}_{0}\right) \\ & \left(\mathrm{A}_{7}\right) \longleftarrow(\mathrm{CY})\end{aligned}$
The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.


CMA (Complement accumulator) . $(\mathrm{A}) \longleftarrow \overline{(\mathrm{A})}$
The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.


CMC (Complement carry)
$(\mathrm{CY}) \leftarrow(\overline{\mathrm{CY}})$
The CY flag is complemented. No other flags are affected.


STC (Set carry)
(CY) $\leftarrow 1$
The CY flag is set to 1 . No other flags are affected.


Cycles: 1
States: 4
Flags: CY

## Branch Group:

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

## CONDITION

| $N Z$ | $-\operatorname{not}$ zero $(Z=0)$ | 000 |
| ---: | :--- | :--- |
| $Z$ | - zero $(Z=1)$ | 001 |
| $N C$ | - no carry $(C Y=0)$ | 010 |
| $C$ | - carry $(C Y=1)$ | 011 |
| $P O-$ parity odd $(P=0)$ | 100 |  |
| $P E-$ parity even $(P=1)$ | 110 |  |
| $P-\operatorname{plus}(S=0)$ | 111 |  |

JMP addr (Jump)
(PC) $\longleftarrow$ (byte 3) (byte 2)
Control is transferred to the instruction whose ad-
dress is specified in byte 3 and byte 2 of the current instruction.


Jcondition addr (Conditional jump)
If (CCC),
(PC) $\longleftarrow$ (byte 3) (byte 2)
If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

| 1 | 1 | $C$ | $C$ | $C$ | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| low-order addr |  |  |  |  |  |  |  |
| high-order addr |  |  |  |  |  |  |  |
|  | Cycles: 3 |  |  |  |  |  |  |
| States: 10 |  |  |  |  |  |  |  |
| Addressing: immediate |  |  |  |  |  |  |  |
| Flags: none |  |  |  |  |  |  |  |

CALL addr (Call)
$((S P)-1) \_(P C H)$
$((\mathrm{SP})-2) \longleftarrow(\mathrm{PCL})$
$(S P) \longleftarrow(S P)-2$
(PC) $\longleftarrow$ (byte 3) (byte 2)
The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.


Addressing: immediate/reg. indirect
Flags: none

## Ccondition addr <br> (Condition call)

If (CCC),

$$
\begin{aligned}
& ((\mathrm{SP})-1) \longleftarrow(\mathrm{PCH}) \\
& ((\mathrm{SP})-2) \longleftarrow(\mathrm{PCL}) \\
& (\mathrm{SP}) \longleftarrow(\mathrm{SP})-2 \\
& (\mathrm{PC}) \longleftarrow(\text { byte } 3) \text { (byte } 2)
\end{aligned}
$$

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

| 1 | 1 | $C$ | $C$ | $C$ | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| low-order addr |  |  |  |  |  |  |  |
| high-order addr |  |  |  |  |  |  |  |

Cycles: $3 / 5$
States: 11/17
Addressing: immediate/reg. indirect
Flags: none

RET
(Return)
$(P C L) \longleftarrow((S P))$;
$(\mathrm{PCH}) \longleftarrow((\mathrm{SP})+1)$;
$(S P) \longleftarrow(S P)+2 ;$
The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2 .


Cycles: 3
States: 10
Addressing: reg. indirect
Flags: none

Rcondition
(Conditional return)
If (CCC),
$(\mathrm{PCL}) \longleftarrow((\mathrm{SP}))$
$(\mathrm{PCH}) \longleftarrow((\mathrm{SP})+1)$
$(S P) \longleftarrow(S P)+2$
If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.

| 1 | 1 | C | C | C | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| Cycles: | $1 / 3$ |  |  |  |  |  |  |
| States: | $5 / 11$ |  |  |  |  |  |  |
| Addressing: | reg. indirect |  |  |  |  |  |  |
| Flags: | none |  |  |  |  |  |  |

RST $n$
$((\mathrm{SP})-1) \longleftarrow(\mathrm{PCH})$
$((\mathrm{SP})-2) \longleftarrow(\mathrm{PCL})$
$(S P) \longleftarrow(S P)-2$
$(\mathrm{PC}) \longleftarrow 8 *$ (NNN)
The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.

| 1 | 1 | $N$ | $N$ | $N$ | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Cycles: 3 <br> States: 11 <br> Addressing: reg. indirect <br> Flags: none  |  |  |  |  |  |  |  |



Program Counter After Restart

PCHL (Jump $H$ and $L$ indirect - move $H$ and $L$ to $P C$ ) $(\mathrm{PCH}) \longleftarrow(\mathrm{H})$
$(\mathrm{PCL}) \longleftarrow(\mathrm{L})$
The content of register H is moved to the high-order eight bits of register PC. The content of register $L$ is moved to the low-order eight bits of register PC.


Cycles: 1
States: 5
Addressing: register
Flags: none

## Stack, I/O, and Machine Control Group:

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

## PUSH rp (Push)

$((S P)-1) \longleftarrow(r h)$
$((S P)-2) \longleftarrow(r)$
$(S P) \longleftarrow(S P)-2$
The content of the high-order register of register pair $r p$ is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair $r p$ is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair $r p=S P$ may not be specified.

| 1 | 1 | $R$ | $P$ | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| Cycles: | 3 |  |  |  |  |  |  |
| States: | 11 |  |  |  |  |  |  |
| Addressing: |  |  |  |  |  |  |  |
| Flags: | reg. indirect <br> none |  |  |  |  |  |  |

## PUSH PSW (Push processor status word)

$((\mathrm{SP})-1) \longleftarrow(\mathrm{A})$
$((S P)-2)_{0} \longleftarrow(C Y),((S P)-2)_{1} \longleftarrow 1$
$((S P)-2)_{2} \longleftarrow(P), \quad((S P)-2)_{3} \longleftarrow 0$
$((S P)-2)_{4} \longleftarrow(A C),((S P)-2)_{5} \leftarrow 0$
$((S P)-2)_{6} \longleftarrow(Z), \quad((S P)-2)_{7} \longleftarrow(S)$
$(S P) \longleftarrow(S P)-2$
The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 3
States: 11
Addressing: reg. indirect
Flags: none

FLAG WORD


POP rp (Pop)
$(r l) \longleftarrow((S P))$
$(r h) \longleftarrow((S P)+1)$
$(S P) \longleftarrow(S P)+2$
The content of the memory location, whose address is specified by the content of register SP , is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the highorder register of register pair rp. The content of register SP is incremented by 2. Note: Register pair $\mathrm{rp}=\mathrm{SP}$ may not be specified.

| 1 | 1 | $R$ | $P$ | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| Cycles: | 3 |  |  |  |  |  |  |
| States: | 10 |  |  |  |  |  |  |
| Addressing: | reg. indirect |  |  |  |  |  |  |
| Flags: | none |  |  |  |  |  |  |

POP PSW (Pop processor status word)
$(C Y) \longleftarrow((S P))_{0}$
$(\mathrm{P}) \longleftarrow((\mathrm{SP}))_{2}$
$(\mathrm{AC}) \longleftarrow((\mathrm{SP}))_{4}$
$(Z) \longleftarrow((S P))_{6}$
$(\mathrm{S}) \longleftarrow((\mathrm{SP}))_{7}$
$(A) \longleftarrow((S P)+1)$
$(S P) \longleftarrow(S P)+2$
The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.


Cycles: 3
States: 10
Addressing: reg. indirect
Flags: $Z, S, P, C Y, A C$

XTHL (Exchange stack top with H and L )
$(\mathrm{L}) \leftrightarrow((\mathrm{SP}))$
$(\mathrm{H}) \leftrightarrow((\mathrm{SP})+1)$
The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.

| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 5
States: 18
Addressing: reg. indirect
Flags: none

## SPHL

(Move HL to SP)
(SP) (H) (L)

The contents of registers $H$ and $L(16$ bits) are moved to register SP.


Cycles: 1
States: 5
Addressing: register
Flags: none

IN port (Input)
(A) $\longleftarrow$ (data)

The data placed on the eight bit bi-directional data bus by the specified port is moved to register $A$.

| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| port |  |  |  |  |  |  |  |

Cycles: 3
States: 10
Addressing: direct
Flags: none

## OUT port (Output)

(data) $\longleftarrow(\mathrm{A})$
The content of register $A$ is placed on the eight bit bi-directional data bus for transmission to the specified port.

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$| 10$.

Cycles: 3
States: 10
Addressing: direct
Flags: none

El (Enable interrupts)
The interrupt system is enabled following the execution of the next instruction.

$$
\begin{aligned}
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\
\hline
\end{array} \\
& \text { Cycles: } 1 \\
& \text { States: } 4 \\
& \text { Flags: none }
\end{aligned}
$$

DI
(Disable interrupts)
The interrupt system is disabled immediately following the execution of the DI instruction.

| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 4
Flags: none

HLT (Halt)
The processor is stopped. The registers and flags are unaffected.

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Cycles: 1
States: 7
Flags: none

NOP (No op)
No operation is performed. The registers and flags are unaffected.


Summary of Processor Instructions

| Mnemonic | Description | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | Instruction Code ${ }^{\text {[1] }}$ |  |  |  |  |  |  | Clock [2] <br> Cycles | Mnemonic | Description | $\mathrm{D}_{7}$ | Instruction Code ${ }^{\text {[1] }}$ |  |  |  |  |  |  | Clock [2] <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ |  |  | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |  |  | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |
| MOV $\mathrm{rl}_{1+2}$ | Move register to register | 0 | 1 | D | D | D | S | S | S | S | 5 | RZ | Return on zero | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 5/11 |
| MOV M, I | Mave register to memory | 0 | 1 | 1 | 1 | 0 | S | S | S | S | 7 | RNZ | Return on no zero | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 5/11 |
| MOV r, M | Move memory to register | 0 | 1 | D | D | D | 1 | 1 | 1 | 0 | 7 | RP | Return on positive | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 5/11 |
| HLT | Halt | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 7 | RM | Return on minus | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 5/11 |
| MVI r | Move immediate register | 0 | 0 | D | D | D | 1 | 1 | 1 | 0 | 7. | RPE | Return on parity even | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 5/11 |
| MVI M | Move immediate memory | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 10 | RPO | Return on parity odd | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 5/11 |
| INR r | Increment register | 0 | 0 | D | D | D | 1 | 0 | 0 | 0 | 5 | RST | Restart | 1 | 1 | A | A | A | 1 | 1 | 1 | 11 |
| DCR ${ }^{\text {r }}$ | Decrement register | 0 | 0 | D | D | D | 1 | 0 | 0 | 1 | 5 | IN | Input | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 10 |
| INR M | Increment memory | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 10 | OUT | Output | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 10 |
| DCR M | Decrement memory | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 10 | LXİB | Load immediate register | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 10 |
| ADD r | Add register to A | 1 | 0 | 0 | 0 | 0 | S | S | S | S | 4 |  | Pair B \& C |  |  |  |  |  |  |  |  |  |
| ADC r | Add register to A with carry | 1 | 0 | 0 | 0 | 1 | S | S | S | S | 4 | LXID | Load immediate register | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 10 |
| SUBr | Subtract register from A | 1 | 0 | 0 | 1 | 0 | S | S | S | S | 4 |  | Pair D \& E |  |  |  |  |  |  |  |  |  |
| SBB ! | Subtract register from A with borrow | 1 | 0 | 0 | 1 | 1 | S | S | S | S | 4 | LXIH | Load immediate register Pair H\&L | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 10 |
| ANA r | And register with $A$ | 1 | 0 | 1 | 0 | 0 | S | S | S | S | 4 | LXISP | Load immediate stack pointer | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 10 |
| XRA r | Exclusive Or register with $A$ | 1 | 0 | 1 | 0 | 1 | S | S | S | S | 4 | PUSH B | Push register Pair B \& C on | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 11 |
| OFA r | Or register with A | 1 | 0 | 1 | 1 | 0 | S | S | S | S | 4 |  | stack |  |  |  |  |  |  |  |  |  |
| CMP | Compare register with $A$ | 1 | 0 | 1 | 1 | 1 | S | S | S | S | 4 | PUSH D | Push register Pair D \& E on | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 11 |
| ADD M | Add memory to $A$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 7 |  | stack |  |  |  |  |  |  |  |  |  |
| ADC M | Add memory to A with carry | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 7 | PUSH H | Push register Pair H \& L on | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 11 |
| SUB M | Subtract memory from A | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 7 |  | stack |  |  |  |  |  |  |  |  |  |
| SBB M | Subtract memory from $A$ with borrow | 1 | 0 | 0 | 1 | 1 | 1 |  | 1 | 0 | 7 | PUSH PSW | Push A and Flags on stack | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 11 |
| ANA M | And memory with A | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 7 | POP B | Pop register pair 8 \& C off | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 10 |
| XRA M | Exclusive Or memory with A | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 7 |  | stack |  |  |  |  |  |  |  |  |  |
| ORA M | Or memory with $A$ | 1 | 0 | 1 | 1 | 0 | 1 |  | 1 | 0 | 7 | POP D | Pop register pair 0 \& E off | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 10 |
| CMP M | Compare memory with $A$ | 1 | 0 | 1 | 1 | 1 | 1 |  | 1 | 0 | 7 |  | stack |  |  |  |  |  |  |  |  |  |
| ADI | Add immediate to $A$ | 1 | 1 | 0 | 0 | 0 | 1 |  | 1 | 0 | 7 | POP H | Pop register pair H \& L off | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 10 |
| ACl | Add immediate to $A$ with carry | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 7 | POP PSW | stack Pop A and Flags | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 10 |
| SUI | Subtract immediate from A | 1 | 1 | 0 | 1 | 0 | 1 |  | 1 | 0 | 7 |  | off stack |  |  |  |  |  |  |  |  |  |
| SBI | Subtract immediate from $A$ | 1 | 1 | 0 | 1 | 1 | 1 |  | 1 | 0 | 7 | STA | Store A direct | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 13 |
|  | with borrow |  |  |  |  |  |  |  |  |  |  | LDA | Load A direct | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 13 |
| AN! | And immediate with A | 1 | 1 | 1 | 0 | 0 | 1 |  | 1 | 0 | 7 | XCHG | Exchange $D$ \& $E, H$ \& L | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 4 |
| XRI | Exclusive Or immediate with | 1 | 1 | 1 | 0 | 1 | 1 |  | 1 | 0 | 7 |  | Registers |  |  |  |  |  |  |  |  |  |
|  | A |  |  |  |  |  |  |  |  |  |  | XTHL | Exchange top of stack, H \& L | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 18 |
| ORI | Ot immediate with A | 1 | 1 | 1 | 1 | 0 | 1 |  | 1 | 0 | 7 | SPHL | H\& L to stack pointer | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 5 |
| CPI | Compare immediate with A | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 0 | 7 | PCHL | H \& L 10 program counter | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 5 |
| RLC | Rotate A left | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 1 | 4 | DAD B | Add $B$ \& C to H \& L | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 10 |
| RRC | Rotate A right | 0 | 0 | 0 | 0 | 1 | 1 |  | 1 | 1 | 4 | DAD D | Add 0 \& E to H \& L | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 10 |
| RAL | Rotate $A$ left through carry | 0 | 0 | 0 | 1 | 0 | 1 |  | 1 | 1 | 4 | DAD H | Add H\&L to H\&L | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 10 |
| RAR | Rotate A right through . | 0 | 0 | 0 | 1 | 1 | 1 |  | 1 | 1 | 4 | DAD SP | Add stack pointer to H \& L | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 10 |
|  | carry |  |  |  |  |  |  |  |  |  |  | STAX B | Store $A$ indirect | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 7 |
| JMP | Jump unconditional | 1 | 1 | 0 | 0 | 0 | 0 |  | 1 | 1 | 10 | STAX D | Store A indirect | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 7 |
| JC | Jump on carry | 1 | 1 | 0 | 1 | 1 | 0 |  | 1 | 0 | 10 | LOAXB | Load A indirect | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 7 |
| JNC | Jump on no carry | 1 | 1 | 0 | 1 | 0 | 0 |  | 1 | 0 | 10 | LOAX 0 | Load $A$ indirect | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 7 |
| JZ | Jump on zero | 1 | 1 | 0 | 0 | 1 | 0 |  | 1 | 0 | 10 | INXB | Increment B \& C registers | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 5 |
| JNZ | Jump on no zero | 1 | 1 | 0 | 0 | 0 | 0 |  | 1 | 0 | 10 | INXD | Increment D \& E registers | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 5 |
| JP | Jump on positive | 1 | 1 | 1 | 1 | 0 | 0 |  | 1 | 0 | 10 | INXH | Increment $H \& L$ registers | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 5 |
| JM | Jump on minus | 1 | 1 | 1 | 1 | 1 | 0 |  | 1 | 0 | 10 | INX SP | Increment stack pointer | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 5 |
| JPE | Jump on parity even | 1 | 1 | 1 | 0 | 1 | 0 |  | 1 | 0 | 10 | DCXB | Decrement B \& C | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 5 |
| JPO | Jump on parity odd | 1 | 1 | 1 | 0 | 0 | 0 |  | 1 | 0 | 10 | OCX 0 | Decrement D \& E | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 5 |
| CALL | Call unconditional | 1 | 1 | 0 | 0 | 1 | 1 |  | 0 | 1 | 17 | OCXH | Decrement H \& L | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 5 |
| CC | Call on carry | 1 | 1 | 0 | 1 | 1 | , |  | 0 | 0 | 11/17 | DCX SP | Decrement stack pointer | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 5 |
| CNC | Call on no carry | 1 | 1 | 0 | 1 | 0 | 1 |  | 0 | 0 | 11/17 | CMA | Complement A | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 4 |
| CZ | Call on zero | 1 | 1 | 0 | 0 | 1 | 1 |  | 0 | 0 | 11/17 | STC | Set carry | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 4 |
| CNZ | Call on no zero | 1 | 1 | 0 | 0 | 0 | 1 |  | 0 | 0 | 11/17 | CMC | Complement carry | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 4 |
| CP | Call on positive | 1 | 1 | 1 | 1 | 0 | 1 |  | 0 | 0 | 11/17 | DAA | Decimal adjust A | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 4 |
| CM | Call on minus | 1 | 1 | 1 | 1 | 1 | 1 |  | 0 | 0 | 11/17 | SHLD | Store H \& L direct | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 16 |
| CPE | Call on parity even | 1 | 1 | 1 | . 0 | 1 | 1 |  | 0 | 0 | 11/17 | LHLD | Load H \& L direct | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 16 |
| CPO | Call on parity odd | 1 | 1 | 1 | 0 | 0 |  |  | 0 | 0 | 11/17 |  | Enable Interrupts | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 4 |
| RET | Return | 1 | 1 | 0 | 0 | 1 | 0 |  | 0 | 1 | 10 | DI | Disable interrupt | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 4 |
| RC | Return on carry | 1 | 1 | 0 | 1. | 1 |  |  | 0 | 0 | $5 / 11$ | NOP | No-operation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4 |
| RNC | Return on no carry | 1 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 5/11 |  |  |  |  |  |  |  |  |  |  |  |

NOTES: 1. DDD or SSS - $000 \mathrm{~B}-001 \mathrm{C}-010 \mathrm{D}-011 \mathrm{E}-100 \mathrm{H}-101 \mathrm{~L}-110$ Memory - 111 A .
2. Two possible cycle times, ( $5 / 11$ ) indicate instruction cycles dependent on condition flags.

