

DANSK DATA ELEKTRONIK
ID-7001 8k PROM MODULE
for the
ID-7000 MICROPROCESSOR SYSTEM

june 1976

04420

Generatorvej 6A
DK-2730 Herlev
Denmark

Author: Tom Hertz
rev. 22-2-77 OL

Aalborg Universitetscenter
Institut for Elektroniske Systemer
Laboratoriet
Strandvejen 19
9000 Ålborg

ID-7001 PROM MODULE.

1. Introduction.

The ID-7001 module contains a maximum of 8k-8bit reprogrammable read-only memory. The memory chips used can be either INTEL 2708 or 2704 (8708,8704), containing 1k byte and ½k byte each respectively.

The module may be strapped in 4 different ways:

- A) 2k memory consisting of max. 4 2704
- B) 4k memory consisting of max. 8 2704
- C) 4k memory consisting of max. 4 2708
- D) 8k memory consisting of max. 8 2708

Appendix 1 contains a logic schematic of the module. Appendix 2 is a data sheet of the memory chips.

2. Description.

2.1 Addressbus ADR(15:0).

The addresses are used in the different modes as shown in table 1.

| | A | B | C | D | |
|-----|-------|-------|-------|-------|----------------------------|
| ADR | 8:0 | 8:0 | 9:0 | 9:0 | select byte in a PROM-chip |
| ADR | 10:9 | 11:9 | 11:10 | 12:10 | select PROM-chip |
| ADR | 15:11 | 15:12 | 15:12 | 15:13 | select memory board |

table 1

Data from the memory is read if the addressfield that selects the memory module agrees with a manual switch register situated on the module.

2.2 Switchregister S(15:11).

In the upper left corner of the module the manual switchregister is situated. This register determines the module's start address.

| | | | | | | | |
|---|----|----|----|----|----|--------|-------------|
| 1 | 11 | 12 | 13 | 14 | 15 | NU | NU=not used |
| 0 | | | | | | | |
| | 2 | 4 | 8 | 16 | 32 | k byte | |

The switches have the following meaning in the different modes:


| A | B | C | D | |
|-------|-------|-------|-------|--|
| 15:11 | 15:12 | 15:12 | 15:13 | switches that determine the address. |
| - | 11 | 11 | 12:11 | switches that have no affect on the address. |


The startaddress will in the 4 modes be a multiplum of


| | | | | |
|---|---|---|---|--------|
| A | B | C | D | k byte |
| 2 | 4 | 4 | 8 | |



2.3 Strappable options.


The strap socket situated on the right side of the module, determines the mode as shown in fig 1.
















Silicon Gate MOS 2708, 2704

8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

- 2708 1024x8 Organization
- 2704 512x8 Organization

- Fast Programming — Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time—500 ns
- Standard Power Supplies— +12V, ±5V
- Static—No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output—OR-Tie Capability



The Intel 2708/2704 are high speed 8192/4096 bit erasable and electrically programmable ROMs.

The 2708/2704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.


A mask programmable ROM, the Intel 2308, is available for volume production runs of systems initially using the 2708/2704.



PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN NAMES

| | |
|--------------------------------|--------------------|
| A ₀ -A ₉ | ADDRESS INPUTS |
| O ₁ -O ₈ | DATA OUTPUTS |
| CS | CHIP SELECT INPUTS |