DANSK DATA ELEKTRONIK

ID-7004 ASYNCHRONOUS DATA COMMUNICATION module for the ID-7000 MICROPROCESSOR SYSTEM

December 1975

Ole Lading rcv. 22-2-77

~

1. Function. The function of the ID-7007 Asynchronous Data Communication module is to connect data communication equipment such as teletypewriters, CRT terminals or modems to the ID-7000 microprocessor system. The module plugs into any position in the bus system. The data communication equipment is connected to the top connector of the module. The interface to the data communication equipment is in accordance to the CCITT V24 (or EIA RS-232) standard and the TTY 20mA current loop standard.

Straps on the module allow a band rate to be selected in the range from 75 to 9600 bits/sec. By means of a control word from the computer, the module can be programmed to use different character formats.

The data communication interfacing is perfomed by optocouplers, thus achieving total electrical isolation of the communication equipment from the microprocessor system.

Programs can drive the module by utilising the contents of the module's status word, or by means of interrupts. Separate interrupt flip-flops are provided for read and write operations.

Figure 1 shows a blocked schematic diagram of the module.Appendix 1 contains the detailed logic diagram of the module. Appendix 2 contains a functional description and a data sheet for the universal asynchronous receiver/ transmitter-chip (UAR/T) used on the module.



2. Programming Description.

2.1 Addressing. The module uses two consecutive I/O addresses. A switch register on the module is used to select the module's base address, which must be an even address. Input and output to the even address of the module transfers a data word between the accumulator of the CPU and the module. Input from the next (odd) address of the module reads the statusword. Output to the <u>odd</u> address transmits a control word to the module.

2.2 Control word. An 8 bit control word determines the characteristics of the received/transmitted serial data to/from the module, and controls the clearing of the write interrupt flip-flop WFF (withour starting a new transmission). The control word is loaded by execution of an OUT-instruction to the odd address of the module.

The specifications of the control word are:

······							
CWFF		NΡ	TSB	EPS	NB2	NB1	
7 6	2	4	3	2	1	0	
bit 7: CWFF	1: 1	Write int	errupt fli	ip-flop (WE	F) is cle	eared.	
		No change					
bit 6-5: not used		_					
bit 4: NP	1:1	No Parity	; parity h	oit not ger	nerated by	y transmitt	
	•		d by recei	-		•	
bit 3: TSB			-		the numb	per of stop	
		bits generated by transmitter and expected by receiver.					
	0: 1	l stop bi	t		-	-	
	1: 3	2 stop bi	ts				
bit 2: EPS	The	value of	this bit	determines	the pari	ity mode us	
	l: 1	Even Pari	ty Status		-	-	
	0: 0	Ddd Parit	y Status				
bit 1-0:NB2,NB1	The	se bits d	etermine t	he number	of data k	oits	
	NB2	NB1: 00:	∫data bits	/character			
				/character			
				/character			
		-		/character			
	-	-					

2.3_{Status} word

This 8-bit word contains the status of the module, and can be read by execution of an IN-instruction to the odd address of the module.

The status word contains the following information

WFF	RFF	ECC	DA	OR	FE	ΡE	TBMT
7	6	5	Ч	3	2	I	0

side 4

bit 7: WFF	The content of the write interrupt flip-flop (see section 2.4)
bit 6: RFF	The content of the read interrupt flip-flop (see section 2.4)
bit 5:EOC	This status bit is o while a character transmission is going on. After this it enters the l-state.
bit 4:DA	This status bit is set when a full character has been received and transferred to the input buffer register. It is reset when the dataword is fetched by the CPU by an IN-instruction.
bit 3:OR	This status bit is set when a data overun has occurred, i.e. when a new character is received and transferred to the input buffer register before the old character has been fetched by the CPU.
bit 2: FE	This status bit is set when an illegal stop bit state is detected by the receiver.
bit l: PE	This status bit is set when the parity of the re- ceived character does not correspond to the programmed parity mode.
bit 0: TBMT	This status bit is set when the output buffer register may be loaded with a new character from the CPU.

2.4 Data word.

The data bits transmitted by the module are the n least significant bits of the data word, where n is determined by bit 1 and o of the control word (NB2,NB1). The least significant bit is the first transmitted databit. The received characters are right justified in the dataword with the first received bit in the LSB-position. The unused bits in the data word are set to logical 0.

The serial bit format for a single character transmission is shown in fig. 2.



fig-2

2.5 Interrupt.

The module contains two separate interrupt flip-flops for read and write operations, RFF and WFF. By means of a strap socket on the module these interrupt flip-flops can be connected to any of the 8 interrupt request lines on the bus. The output buffers from the flip-flops are open collector, to allow several interrupt flip-flops to share common interrupt request lines.

The read interrupt flip-flop is set, when a character from the data comminication equipment is received and transferred to the input buffer. It is <u>cleared</u> when the contents of the input buffer are transferred to the CPU by an input instruction.

The write-interrupt flip-flop is set, when the output buffer is ready to receive a new character from the CPU. It is cleared when the CPU transfers a new character to the output buffer or when a control word containing a logical 1 in bit 7 is sent.

3. Straps and connections.

3.1 Interrupt strapping. By means of a dual-in-line socket near the bus connector of the module, the read and write interrupt flip-flops of the module can be connected to any of the 8 interrupt request lines in the bus. The connections are made with a component board plugged into the socket. Fig. 3 shows the connections to the socket:



<u>3.2 Baud-rate strapping</u>. By means of a dual-in-line socket near the top connector of the module, a baud rate between 75 bits/sec. and 9600 bits/sec. can be selected for the serial data transmission. Two straps determine the modulus of a programable counter to obtain the two basic baud ranges of 75bits/sec. or 110 bits/ sec. Two more straps are used to connect the appropriate outputs from the counter to the clock inputs for the UAR/T chip (TCP and RCP). Fig. 4 shows the connections to the socket:



fig. 4

<u>3.3 Communication equipment connection</u>. The connection to the data communication equipment is made via the top connector of the module. The interface is in accordance with the CCITT V24 (or EIA RS-232) standard and the tty 20mA current loop standard. The top connector is connected to the rest of the module through opto-couplers. When the module is supplied from an external \pm 12V power supply, total electrical isolation between the communication equipment and the microprocessor system is achieved, but the interface circuits can also be supplied from an on-board \pm 12V power supply.

Table 1 gives the pin connections used in the top connector.

*/ A basic frequency of 75 bits/sec is obtained when DCBA=0011 (pins 1,2,3 strapped together and pins 4,5,6 strapped together.).

A basic frequency of 110 bits/sec is obtained when DCBA=Olll (pins 1,2 strapped together and pins 3,4,5,6 strapped together).

side 6

side 7

pin nr.	Signal name	description.
D	CLI	current loop input
K	CNDI	input ground
М	RDE	read data, V24
N	÷12VI	input -12V
R	+12VI	input + 12V
Т	т⊅о	transmitted data output, V24
U	+ 12 VO	output +12V
W/	-1210	output -12V
X	GNDO	output gnd
Z	TDI	transmitted data input (for current loop conversion)
Ь	CLO	current loop output.

Table 1.

When an external $\stackrel{+}{_}$ 12 V power supply is used, it is connected to pin K , N and R. When no external power supply is used, connections K \rightarrow X, N \rightarrow W and R \rightarrow U have to be made in the cable connector.

When the V24 standard is used, pins M and T are used for data connections with K $(K \rightarrow X)$ as common ground

Lin serial with a 680ve resistory

When the current loop standard is used, pin M is connected to the + 12V supply (R or $R \rightarrow U$) and pin D is used as the positive current loop input. The negative current loop input is connected to the $-S^{(R)}(V)$ (Vor $V \rightarrow N$). The current loop output is obtained by connecting $T \rightarrow Z$. The positive current loop output terminal is then b. The negative current loop output terminal is the - 12V supply (N or $N \rightarrow W$).









AY-5-1013/AY-5-1013A

UAR/T UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

FEATURES

- DTL and TTL Compatible—no interfacing circuits required—drives one TTL load.
- Fully Double Buffered -eliminates need for system synchronization, facilitates high speed operation.

a2.1

- Full Duplex Operation-can handle multiple baud rates (receiving-transmitting) simultaneously.
- Start Bit Verification—decreases error rate with center sampling.
- The receiver will strobe the input bit within \pm 4% of the theoretical centre.
- External reset of error flags.
- e High Speed Operation-greatest through-put; 40k baud
- Tri-State Outputs-bus structure capability.
- Low Power-minimum power requirements.
- Input Protected—eliminates handling problems.
- Hermetic DIP Package-easy board insertion and mechanical handling.



GENERAL DESCRIPTION

The Universal Asynchronous Receiver/Transmitter (UAR/T) is an LSI subsystem which accepts binary characters from either a terminal device or a computer and receives/transmits this character with appended control and error detecting bits. All characters contain a start bit, 5 to 8 data bits, one or two stop bits, and either odd/even parity or no parity. In order to make the UAR/T universal, the baud rate, bits per word, parity mode, and the number of stop bits are externally selectable. The device is constructed on a single monolithic chip utilizing MTNS P-channel enhancement mode transistors. All inputs and outputs are directly compatible with MTOS/MTNS logic, and also with TTL/DTL logic without the need for interfacing components and with all strobed outputs having tri-state logic.



GENERAL INSTRUMENT CORPORATION • MICROELECTRONICS

AY-5-1013 / AY-5-1013A

PIN CONFIGURATION AY-5-1013

PACKAGE: 40 LEAD DUAL IN-LINE



All dimensions in inches

.

DESCRIPTION OF PIN FUNCTIONS

Pin No.	Name	Symbol	Function
1	V _{CC} Power Supply	Vcc	+5V Supply
2	V _{GG} Power Supply	V _{GG}	-12V Supply
3	Ground	VGR	Ground
4	Received Data Enable	RDE	A logic "0" on the receiver enable line places the received data onto the output lines.
5-12	Received Data Bits	RD8-RD1	These are the 8 data output lines. Received characters are right justified, the LSB always appears on RD1. These lines have tri-state outputs; i.e., they have the normal TTL output characteristics when RDE is "0" and a high impedance state when RDE is "1". Thus, the data output lines can be bus structure oriented. Unused outputs go to an active "0" when enabled.
13	Receive Parity Error	PE	This line goes to a logic "1" if the received character parity does not
14	Framing Error	FE	agree with the selected parity. Tri-state.
15	Over-Run	OR	This line goes to a logic "1" if the received character has no valid stop bit. Tri-state.
16	Status Word Enable	SWE	This line goes to a logic "1" if the previously received character is not read (DA line not reset) before the present character is trans- ferred to the receiver holding register. Tri-state.
17	Receiver Clock	RCP	A logic "O" on this line places the status word bits (PE, FE, OR, DA, TBMT) onto the output lines. Tri-state.
		Edition	This line will contain a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	Reset Data Available	RDA	
19	Receive Data Available	DA	A logic "0" will reset the DA line. DA FF is only thing that is reset.
			This line goes to a logic "1" when an entire character has been received and transferred to the receiver holding register. Tri-state. Fig. 13.

A 2	2.	3
-----	----	---

Pin No.	Name	Symbol	Function			
20	Serial Input	SI	This line accepts the serial bit input stream. A Marking (logic "1") to spacing (logic "0") transition is required for initiation of data reception. Fig. 12, 13.			
21	External Reset XR		Resets shift registers. Sets SO, EOC, and TBMT to a logic "1". Resets DA, and error flags to "O". Clears input data buffer. Must be tied to logic "O" when not in use.			
22	Transmitter Buffer Empty	ТВМТ	The transmitter buffer empty flag goes to a logic "1" when the date bits holding register may be loaded with another character. Tri-state, See Fig. 29, 21.			
23	Data Strobe	DS	A strobe on this line will enter the data bits into the data bits holding register. Initial data transmission is initiated by the rising edge of DS. Data must be stable during entire DS.			
24	End of Character	EOC	This line goes to a logic "1" each time a full character is trans- mitted. It remains at this level until the start of transmission of the next character. See Fig. 18, 20.			
25	Serial Output.	SO	This line will serially, by bit, provide the entire transmitted char- acter. It will remain at a logic "1" when no data is being trans- mitted. See Fig. 17.			
26-33	Data Bit Inputs	DB1-DB8	There are up to 8 data bit input lines available.			
34	Control Strobe	cs	A logic "1" on this lead will enter the control bits (EPS, NB1, NB2, TSB, NP) into the control bits holding register. This line can be strobed or hard wired to a logic "1" level.			
35	No Parity	NP	A logic "1" on this lead will eliminate the parity bit from the transmitted and received character (no PE indication). The stop bit(s) will immediately follow the last data bit. If not used, this lead must be tied to a logic "0".			
36	Number of Stop Bits	TSB	This lead will select the number of stop bits, 1 or 2, to be appended immediately after the parity bit. A logic "0" will insert 1 stop bit and a logic "1" will insert 2 stop bits.			
37-38	Number of Bits/Character	NB2, NB1	These two leads will be internally decoded to select either 5, 6, 7 or 8 data bits/character.			
	•		NB1 NB2 Bits/Character 0 0 5 1 0 6 0 1 7 1 1 8			
39	Odd/Even Parity	EPS	The logic level on this pin selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked by the receiver. A logic "O" will insert odd parity and a logic "1" will insert even parity.			
40	Transmitter Clock Line	ТСР	This line will contain a clock whose frequency is 16 times (16X) the desired transmitter baud rate.			

• .

.

I

I

TRANSMITTER OPERATION FIGURE 2

Initializing

Power is applied, external reset is enabled and clock pulse is applied having a frequency of 16 times the desired baud rate. The above conditions will set TBMT, EOC, and SO to logic "1" (line is marking).

After initializing is completed, user may set control bits and data bits with control bits selection normally occuring before data bits selection. However, one may set both DS and CS simultaneously if minimum pulse width specifications are followed. Once data strobe (DS) is pulsed the TBMT signal will change from a logic "1" to a logic "0" indicating that the data bits holding register is filled with a previous character and is unable to receive new data bits, and transmitter shift register is transmitting previously loaded data. TBMT will return to a logic "1". When transmitter shift register is empty, data bits in the holding register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and EOC going to a logic "O", and TBMT will also go to a logic "1" indicating that the shifting operation is completed and that the data bits holding register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss in transmission speed due to double buffering (separate data bits holding register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired) and stop bit(s). When the last stop bit has been on line for one bit time, EOC will go to a logic "1" indicating that new character is ready for transmission. This new character will be transmitted only if TBMT is a logic "0" as was previously discussed.



RECEIVER OPERATION

Initializing

Power is applied, external reset is enabled, and clock pulse is applied having a frequency of 16 times the desired baud rate. The previous conditions will set data available (DA) to a logic "0".

After initializing is completed, user should note that one set of control bits will be used for both receiver and transmitter making individual control bit setting unnecessary. Data reception starts when serial input signal changes from Marking (logic "1") to spacing (logic "0") which initiates start bit. The start bit is valid if, after transition from logic "1" to logic "0", the SI line continues to be at logic "0", when center sampled, 8 clock pulses later. If, however, line is at a logic "1" when center sampling occurs, the start bit verification process will be reset. If the Serial Input line transitions from a logic "1" to a logic "0" (marking to spacing) when the 16x clock is in a logic "1" state, the bit time, for center sampling will begin when the clock line transitions from a logic "1" to a logic "0" state. After verification of a genuine start bit, data bit reception, parity bit reception and stop bit(s), reception proceeds in an orderly manner.

While receiving parity and stop bit(s) the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip flop and/or the framing error flip flop to a logic "1". It should be noted that if the No Parity Mode is selected the PE (parity error) will be unconditionally set to a logic "0".

Once a full character is received, internal logic looks at the data available (DA) signal to determine if data has been the read out. If the DA signal is at a logic "1" the receiver will assume data has not been read out and the over run flip flop of the status word holding register will be set to a logic "1". If the DA signal is at a logic "0" the receiver will assume that data has been read out. After DA goes to a logic "1", the receiver shift register is now ready to accept the next character and has one full character time to remove the received character.



ELECTRICAL CHARACTERISTICS

.

ABSOLUTE MAXIMUM RATINGS	
V _{GG} (with respect to V _{CC})	25 to +0.3V
Clock and logic input voltages (with respect to V _{CC})	
Storage Temperature	
Operation Temperature	
Lead Temperature (Soldering, 10 sec)	

STANDARD TEST CONDITIONS

The following characteristics apply for any combination of the following test conditions, unless otherwise noted. All voltages are measured with respect to ground. Positive current is defined as flowing into the referenced pin.

0°C<T_A<70℃

ELECTRICAL CHARACTERISTICS (see standard conditions)

PARAMETER	CONDITIONS AND COMMENTS	MIN.	TYP.	, MAX.	UNITS
Input Logic Levels					
Logic 0	V_{1L} ($I_{1L} = -1.6 mA$)	0	-	0.8	volts
Logic 1	VIH Unit has internal pullup	V _{CC} -1.5	-	Vcc+0.3	volts
	resistors				
Input Capacitance					
All Inputs	0 volts bias, f = 1MHz			20	pF
Leakage Currents					
Tri-State Outputs	0 volts			1.0	μА
Data Output Levels					
Logic 0	IOL = 1.6mA (sink) VCC max.	-	-	+0.4	volts
Logic 1	I _{OH} =3mA (source)	V _{CC} -1.0			volts
Output Capacitance			10	15	pF
Short Circuit Current	See Fig. 24			-	
Power Supply Current					
VGG 25°C	See Fig. 26a All inputs high	-	14	16	mA
Vcc	See Fig. 26b	-	18	20	mA
A.C. CHARACTERISTICS	T _A = 25°C, Output load				
	capacitance 50pF max.				
AY 5-1013					
Maximum Clock Freq.				480	KHz
Maximum Baud Rate	•			30	K Baud
Minimum Clock Freq.		DC			
AY-5-1013A					
Maximum Clock Freq.			1	640	KHz
Maximum Baud Rate				40	K Baud
Minimum Clock Freg.		DC			
Pulse Width					
Clock Pulse	See Fig. 10	1.0	· _		μs
Control Strobe	See Fig. 16	300		-	nS
Data Strobe	See Fig. 15	200	· _		nS
External Reset	See Fig. 14	500	-	-	nS
Status Word Enable	See Fig. 22	500	· _	-	nS
Reset Data Available	See Fig. 23	250	-		nS
Received Data Enable	See Fig. 22	500	-	_	nS
Set Up & Hold Time					
Input Data Bits	See Fig. 15	>0	_	· _	nS
Input Control Bits	See Fig. 16	>0	-	-	nS
Output Propagation Delay					
TPDO	See Fig. 22 & 25		_	500	nS
TPD1	See Fig. 22 & 25		-	500	nS
	Output Load		ł		1
	Capacitance 50 pF				
				1	1 .



A2.7

FIGURE 6 UAR/T-TRANSMITTER TIMING



FIGURE 7 TRANSMITTER AT START BIT



FIGURE 8 TRANSMITTER AT START BIT



A2.8



NOTE: CONTROL STROBE MAY BE HANDWIRED TO "O" IN THAT CASE, DATA MUST BE STABLE DURING "ILLEGAL CS" TIME.

FIGURE 10 ALLOWABLE TCP, RCP







 THIS IS THE TIME WHEN THE ERROR CON-DITIONS ARE DETECTED, IF ERROR OCCURS.

- DATA AVAILABLE IS SET ONLY WHEN THE RECEIVED DATA, PE, FE, OR HAS BEEN TRANSFERRED TO THE HOLDING REGISTERS. (SEE RECEIVER BLOCK DIAGRAM).
- ALL INFORMATION IS GOOD IN HOLDING REGISTER UNTIL DATA AVAILABLE TRIES TO SET FOR NEXT CHARACTER.
- 4. ABOVE SHOWN FOR B LEVEL CODE PARITY AND TWO STOP, FOR NO PARITY, STOP BITS FOLLOW DATA.

5. FOR ALL LEVEL CODE THE DATA IN THE HOLDING REGISTER IS *RIGHT JUSTIFIED;* THAT IS, LSB ALWAYS APPEARS IN RDI (PIN 12).

WHEN NOT IN USE, XR MUST BE HELD AT GND. XR RESETS EVERY REGISTER EXCEPT CONTROL REGISTER RECEIVED DATA SO, TBMT, EOC ARE RESET TO SV ALL OTHER OUTPUTS RESET TO OV.



FIGURE 14 XR PULSE



FIGURE 15 DS



FIGURE 13 RECEIVER DURING 1st STOP BIT



FIGURE 12

FIGURE 22 RDE, SWE





FIGURE 23 RDA

FIGURE 24 SHORT CIRCUIT OUTPUT CURRENT



FIGURE 25 RD1-RD8, PE, FE, OR, TBMT, DA



FIGURE 268 -12 VOLT SUPPLY CURRENT



FIGURE 266 +5 VOLT SUPPLY CURRENT



ENERAL INSTRUMENT CORPORATION · MICROELECTRONICS

EASTERN AREA SALES HEADQUARTERS, 600 W. John St., Hicksville, N.Y. 11802, (516) 733-3107 CENTRAL AREA SALES HEADQUARTERS, 3101 West Pratt Bivd., Chicago, III, 60645, (312) 388-9200 WESTERN AREA SALES HEADQUARTERS, 7120 Havenhurst Ave, Van Nuys, Calif. 91406, (213) 781-0489 EUROPEAN SALES HEADQUARTERS GENERAL INSTRUMENT MICROELECTRONICS LTD., 57/61 Martimer St., Landon, W1N 7TD, England, Tel: 01-636-2022

SCHERAL INSTRUMENT CANADA LTD., 61 Industry St., Toronto 337, Ontario, Canada, Tel (416)763-4133 GENERAL INSTRUMENT INTERNATIONAL CORP., Fukide Building No. 17, Shiba Fukide cho, Minato-ku, Tokyo 105, Japan, Tel: (03) 437-0761 GENERAL INSTRUMENT EUROPE S.P.A., Piazza Amendola 9, 20149 Milano, Italy, Tel. 469-7751 GENERAL INSTRUMENT FRANCE SA, 11-13 Rue Gandon, 75-Paris-13eme, France, Tel. 588-74-31 GENERAL INSTRUMENT DEUTSCHLAND GmbH, Neumarkter Strasse 61.(8):Munich 80, West Germany, Tel: 452239/450181

' in The United Kingdom by A. Driver & Sons Ltd., Chelmsford, Essex