DANSK DATA ELEKTRONIK Aps

ID-7005 MANUAL CONTROL module for the ID-7000 MICROPROCESSOR SYSTEM

November 1976

R.V. 22-2-17 OL.

Dansk Data Elektronik Aps, Generatorvej 6A, DK273o Herlev,

Denmark.

Phone: o2 845oll.

1. <u>General description</u>. This module contains logic to perform the manual control functions of the ID-7000 microprocessor system, such as reset, single cycle execution, single instruction execution, run/stop control and debug call. Furthermore the module contains drivers for indicators on the ID-7000 front panel, displaying address, data and interrupt information and different control signals in the bus.

The connection to the ID-7000 front panel is performed by means of the top edge connector of the module, while the connection to the bus is performed by the bottom edge connector of the board.

The module plugs into any vacant position in the bus system.

Appendix 1 contains logic schematic of the ID-7005 manual control module. Appendix 2 shows the ID-7000 front panel.

2. <u>Manual controls</u>. The ID-7000 front panel contains 5 switches with the following functions:

<u>RUN/STOP</u>: This control starts and stops the instruction execution of the CPU. When STOP is selected, the program execution is stopped in the TW-state of the current machine cycle. If it is wanted to stop the processor in an Ml machine cycle, a SINGLE INSTRUCTION command should be executed after execution of the STOP command. When stopped, the indicators on the front panel display the state of the processor (address, data and control signals) corresponding to the current machine cycle.

<u>SC (SINGLE CYCLE)</u>: This control switch is only active, when the processor is in the STOP state. When activated, the processor executes the current machine cycle and stops in the succeding machine cycle. <u>SI (SINGLE INSTRUCTION)</u>: This control switch is only active, when the processor is in the STOP state. When activated, the processor executes <u>one</u> machine instruction and stops in the first machine cycle of the succeeding machine instruction.

<u>DC (DEBUG CALL)</u>: When this switch is activated, a CALL X.F000 instruction is jammed into the CPU, succeeding the current instruction (and a possible interrupt acknowledge machine cycle). This CALL instruction transfers control to the system DEBUG-program.

NOTE: The switch is not active, when the CPU is in the HALT state (after execution of a HLT instruction). To prevent the CPU from entering a HALT state by cold start, it is recommended to use the control switches in the following order: 1) Enter STOP

2) Enter RES (RESET)
3) Enter DC (DEBUG CALL)
4) Enter RUN.

<u>RES (RESET)</u>: When activated, this switch resets the ID-7000 system.

3. <u>Indicators</u>. The module contains drivers to indicate the following bus signals on the display of the ID-7000 front panel:

ADDRESS(15:0): System address bus. ADDRESS(15) is most significant bit. DATA(7:0): System data bus. DATA(7) is most significant bit. INTERRUPT REQUEST(7:0): Interrupt request lines from I/O modules. CYCLE INDICATORS: These indicators display the type

Ï

Ĩ

of the c	current machine cycle:
<u>R</u> EAD:	Memory read cycle.
<u>W</u> RITE:	Memory write cycle.
<u>I</u> NPUT:	I/O input cycle.
<u>o</u> utput:	I/O output cycle.
INT:	Interrupt acknowledge cycle.
Ml:	This indicator indicates
	a Ml (i.e. instruction
	fetch) machine cycle.
ST:	Indicates a stack machine
	cycle (stack read or
	stack write as indicated
	by the cycle indicators).
HLT:	Indicates a HALT machine
	cycle.
IE:	Indicates the state of the
	internal <u>i</u> nterrupt <u>e</u> nable
	flip-flop of the CPU.
HA:	Indicates the state of the
	HOLD ACKNOWLEDGE control
	line from the CPU.
WT:	Indicates the state of the
	<u>vent</u> control line to the
	CPU.

STATUS INDICATORS:



ID-1005 Manual Control mod. Logic Schematic. Part 2. (9) 74365 A3 × ADR(0) 2 >2 AY X ADR(1) 4 эB AS x ADR(2) 6. >3 A6 × ADR(3) 14 **∍(**. A) × ADR(4) 12 >4 A8 × ADR(S) 10. 5D 115 (0) 74365 AT X ADRIG 2 ÷Σ HO x ADR() 1 ΞĒ All x ADR(2) 6 36 AD - ADRAD M > F AB X ADR(10) 12 シリ AHX ADR(11) 10 ЭH \mathcal{P}^{J} 175 AIS + ADR(12) 24365 2 ⇒ **q** AK × ADR(13) 4 > K ATT X ADR(IV) 6 > 10 AI8 X ADR/IS) IY BII x IR(0) 12 > || BIZ X IR(1) 10 эM 12 7404 BYG x M1 13 >30 AYG x SYWC u 10



HLTA 531 BЧ STACK B5 > k

71

ID-7000 FRONT PANEL, logic shemelic	
-------------------------------------	--

