

Dansk Data Elektronik ApS  
ID-7016 A/D-Conversion Module  
for the  
ID-7000 Microprocessor System  
December 1976.

Author: Ole Lading.

ID-7016 ANALOG/DIGITAL CONVERSION MODULE

dbe

1. Introduction. This module is used for connection of analog input signals to the ID-7000 microprocessor system. A maximum of 8 differential analog inputs can be connected to the module. A 3 bit channel selector register determines which input to be selected. The gain of the individual channels can be set in the range from 1-20 times by means of 8 trimpots on the module. A sample/hold circuit keeps the analog signal to the A/D-converter stable during conversion. The monolithic A/D-converter on the module - available in 8-bit and 10-bit versions-has a 40  $\mu$ sec conversion time (for 10 bit operation). Basic input levels (with unity gain in instrumentation amplifier) is 0 to 10V differential (unipolar operation) or +10V to -10V differential (bipolar operation).


The module must be supplied by +15V/-15V analog supply voltages. An ID-7022 analog power-supply module plugged into the bus can be used.

Fig. 1 shows a blocked schematic of the module. Appendix 1 is a complete diagram of the module. Appendix 2 contains datasheets for the analog components on the board.


2. Description. This section contains a description of the module from a programming point of view.

2.1 Addressing. The module uses 256 consecutive addresses of the possible 256 addresses for I/O-units. The address of the module is set by a 7 bit switchregister on the module. The two addresses are used as described in the following sections.

2.2 Data input. When reading from the even address of the module, the CPU transfers the 8 most significant bits of the converted data to the accumulator:




If an 8 bit converter is used, this data word contains all the converted data. When bipolar operation is used, the result is in modified 2's complement notation with CD9 as a complemented sign bit.




Addressing: IN 2:n =  
 IN 2:n+1 =  
 OUT 2:n =  
 OUT 2:n+1 =

Converted data bit 9:2  
 INT  
 CD(1:0)  
 bus  
 Channel select + SAMPLE  
 clear INT.  
 + HOLD + START CONVERT + CLEAR INT.



2.2 Status input. When reading from the odd address of the module, the CPU transfers the 2 least significant bits of the converted data and some status information to the accumulator.




If an 8 bit converter is used, bit 0 and bit 1 in the status word are irrelevant.

bit 4: READY      0: the module is converting data, while the sample/hold circuit is in the HOLD state.  
                      1: the module keeps converted data in the buffer, and the sample/hold circuit is in the SAMPLE state.

bit 7: INT          this bit in the status word is the interrupt flip-flop of the module. This bit can be used, when more than one interrupt source is connected to the same interrupt request line.


2.3 Data output. When writing to the even address of the module, the CPU loads the channel address register. One bit in the data word is used to clear the interrupt flip-flop of the module.



bit 2-0: CH(2:0)      The channel address for the analog input multiplexer and the gain-selector multiplexor.

bit 7      clear INT      0: The content of the interrupt flip-flop is not affected.  
                                  1: The interrupt flip-flop is cleared. This can be used to passivate the module after a series of conversions, to allow other interrupt sources to use the same interrupt request line.

2.4 Control output. When writing to the odd address of the module, the sample/hold circuit enters the HOLD state and an A/D conversion is started. This output instruction clears the interrupt flip-flop of the module. The output information is irrelevant:



2.5 Interrupt. The module contains one interrupt flip-flop. As described above, the interrupt flip-flop is cleared when a new conversion is started or a data word containing a logic 1 in bit 7 is sent to the module. The interrupt flip-flop is set by the module, when an A/D-conversion is concluded and converted data are ready in the buffer.

By means of a strap on the module, the interrupt request line (i.e. interrupt level) to be used by the module, is determined.

-----

3. Connections. This section describes the pin connections in the top edge connector of the module.

pin A	:	+ 5 Volt supply.
pin l	:	digital gnd.
pin B	:	channel 0 positive input.
pin C	:	channel 0 negative input.
pin D	:	channel 1 positive input.
pin E	:	channel 1 negative input.
pin F	:	channel 2 positive input.
pin H	:	channel 2 negative input.
pin J	:	channel 3 positive input.
pin K	:	channel 3 negative input.
pin L	:	channel 4 positive input.
pin M	:	channel 4 negative input.
pin N	:	channel 5 positive input.
pin P	:	channel 5 negative input.
pin R	:	channel 6 positive input.
pin S	:	channel 6 negative input.

pin T	:	channel 7 positive input.	
pin U	:	channel 7 negative input.	
pin 2-17 incl	:	analog gnd.	
			These pins can be used to supply
pin W	:	+15V	the module from an external power
pin X,20	:	analog gnd	supply or to supply external equip-
pin Y	:	+15V	ment (transducers) when an ID-7022
			analog power supply is used.
pin a	:	$\overline{\text{EXTSTART}}$	This input can be used to make an
			external start of the A/D-conversion.
pin b	:	$\overline{\text{SRO}}$	This line contains complemented se-
			rial data from the A/D-converter du-
			ring conversion. The information must
			be strobed at the negative edges of
			the SYNC-line (pin c).
pin c	:	$\overline{\text{SYNC}}$	synchronization line for the serial
			data (pin b).
pin d	:	$\overline{\text{READY}}$	This line goes high when A/D-conver-
			sion is in progress.
pin l	:	analog out	This pin contains the analog data to
			the A/D-converter.
pin p	:	+10V ref.	
pin r	:	digital gnd	
pin 36	:	+5V supply.	

Pin a, b, c, d, l and p are primary used for test and adjustment purposes.

---

A27

A10

A9

A8

A7

A6

A5

A4


DO(9)

START


START

A45

RESET



04-653



\* C1 determines the clockrate. See 7570 datasheet.  
 \*\* 8bit/10bit operation. Pin 26 grounded for 8bit operation

READY



analog out



Analog MPX + amplifier.

04-653

\* When a strap is used in stead of AD7501, the trim pots P1 - P4 may be omitted



**FEATURES**

8 and 10-Bit Resolution  
 20 $\mu$ sec Conversion Time  
 Microprocessor Compatibility  
 Very Low Power Dissipation  
 Parallel and Serial Outputs  
 Ratiometric Operation  
 TTL/DTL/CMOS Logic Compatibility  
 CMOS Monolithic Construction

**GENERAL DESCRIPTION**

The AD7570 is a monolithic CMOS 10-bit successive approximation A/D converter on a 120 by 135 mil chip, requiring only an external comparator, reference and passive clocking components. Ratiometric operation is inherent, since an extremely accurate multiplying DAC is used in the feedback loop.

The AD7570 parallel output data lines and Busy line utilize three-state logic to permit bussing with other A/D output and control lines or with other I/O interface circuitry. Two enables are available, one controls the two MSB's, the second controls the remaining 8 LSB's. This feature provides the control interface for most microprocessors which can accept only an 8-bit byte.

The AD7570 also provides a serial data output line to be used in conjunction with the serial synchronization line. The clock can be driven externally or, with the addition of a resistor and a capacitor, can run internally as high as 0.6 MHz allowing a total conversion time (8-bits) of typically 20 $\mu$ sec. An 8-bit short cycle control pin stops the clock after exercising 8 bits, normally used for the "J" version (8-bit resolution).

The AD7570 requires two power supplies, a +15V main supply and a +5V (for TTL/DTL logic) to +15V (for CMOS logic) supply for digital circuitry. Both analog and digital grounds are available.




The AD7570 is a monolithic device using a proprietary CMOS process featuring a double layer metal interconnect, on-chip thin-film resistor network and silicon nitride passivation ensuring high reliability and excellent long term stability.

**ORDERING INFORMATION**

Resolution	Temperature Range
	0 to +75°C
8-Bit	AD7570J
10-Bit	AD7570L

Suffix D: Ceramic Package

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.


**FUNCTIONAL DIAGRAM**

**PIN CONFIGURATION**


Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062  
 Tel: (617) 329-4700  
 Cable: Telex: 924491  
**ANALOG NORWOODMASS**

# SPECIFICATIONS (VDD = +15V, VCC = +5V, VREF = ±10V unless otherwise noted)

PARAMETER <sup>1</sup>	VERSION	TA = +25°C			OVER SPECIFIED TEMP. RANGE		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	MAX		
<b>ACCURACY</b>								
Resolution	J	8			8		Bits	SC8 = Logic 0
	L	10			10		Bits	SC8 = Logic 1
Quantization Uncertainty	J, L			±1/2		±1/2	LSB	
Relative Accuracy	J, L			±1/2		±1/2	LSB	FCLK = 100 kHz
Differential Nonlinearity	J, L			±1/2		±1/2	LSB	See Figure 5 on Page 4
Gain Error	J, L		0.3				% Reading	
Gain Temperature Coefficient	J, L		5			10	ppm Reading per °C	
<b>ANALOG INPUTS</b>								
Analog Input Resistance	J, L		10		5	20	kΩ	
Analog Input Resistance Tempco	J, L		-150				ppm/°C	
Reference Input Resistance	J, L		10		5	20	kΩ	
Reference Input Resistance Tempco	J, L		-150				ppm/°C	
<b>ANALOG OUTPUTS</b>								
Output Leakage Current (IOUT1, IOUT2)	J, L		10			200	nA	VOUT1, 2 = 0V
Output Capacitance COUT1	J, L		120				pF	DB0 through DB9 = Logic 1
COUT2	J, L		40				pF	
COUT1	J, L		40				pF	DB0 through DB9 = Logic "0"
COUT2	J, L		120				pF	
<b>DIGITAL INPUTS</b>								
VINL <sup>2</sup>	J, L		+1.4	+0.8		+0.8	V	VCC = +5V
VINH <sup>2</sup>	J, L	+2.4	+1.4		+2.4		V	
VINL <sup>2</sup>	J, L			+1.5		+1.5	V	VCC = +15V
VINH <sup>2</sup>	J, L	+13.5			+13.5		V	
IINL, IINH <sup>3</sup>	J, L		±0.1	±10			μA	VIN = 0 to VCC
CLK Input Current	J, L		+0.4	+1			mA	During Conversion VCC = +5V; 2.4V ≤ VIN ≤ VCC
CLK Input Current	J, L		+1.7	+3			mA	During Conversion VCC = +15V; 10V ≤ VIN ≤ VCC
CLK Input Current	J, L		±1				μA	VCC = +5V to +15V Conversion Complete or CLK IN ≤ VINL
CIN	J, L		2				pF	
<b>DIGITAL OUTPUTS</b>								
VOUTL	J, L			+0.5		+0.8	V	VCC = +5V, ISINK = 1.6 mA
VOUTH	J, L	+2.4			+2.4		V	VCC = +5V, ISOURCE = 40μA
VOUTL	J, L			+1.5		+1.5	V	VCC = +15V, ISINK = 3 mA
VOUTH	J, L	+13.5			+13.5		V	VCC = +15V, ISOURCE = 1 mA
COUT (Floating) (SYNC, SRO, BUSY, and DB0 through DB9)	J, L		5				pF	VCC = +5V to +15V SRO and SYNC; Conversion Complete BUSY; BSEN = Logic "0" DB0-DB9; HBEN, LBEN = Logic "0"
ILKG (Floating) (SYNC, SRO, BUSY and DB0 through DB9)			±5				nA	VCC = +5V to +15V SRO and SYNC; Conversion Complete BUSY; BSEN = Logic "0" DB0-DB9; HBEN, LBEN = Logic "0" VOUT = 0V and VCC

# SPECIFICATIONS (continued)

PARAMETER <sup>1</sup>	VERSION	TA = +25°C			OVER SPECIFIED TEMP. RANGE		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	MAX		
<b>DYNAMIC PERFORMANCE</b>								
Conversion Time	J		20	40		40	μs	See Figure 5 on Page 4  VCC = +5V; CLK Duty Cycle = 50%, R = 33k, C = 760 pF VCC = +15V, CLK Duty Cycle = 50%, R = 10k; C = 2500 pF VCC = +5V LBEN, HBEN = 0V to +3V Data Bit Load = 5k, 16 pF Measured from 50% of Enable Input to 50% Point of Data Bit Output VCC = +5V BSEN = 0V to +3V BUSY Load = 5k, 16 pF Measured from 50% Point of BSEN Input Waveform to 50% Point of BUSY Output Waveform
	L		40	120		120	μs	
Internal CLK Frequency (See Figure 2, Page 4 and Section 6, Page 5)	J, L		100				kHz	
	J, L		100				kHz	
LBEN, HBEN Propagation Delay								
	tON(EN)	J, L	650				ns	
tOFF(EN)	J, L		200				ns	
BSEN Propagation Delay								
	tON(BSEN)	J, L	450				ns	
tOFF(BSEN)	J, L		200				ns	
Convert Start (STRT) <sup>4</sup> Pulse Duration Requirement	J, L	0.5					μs	
<b>POWER SUPPLIES</b>								
VDD	J, L		+5 to +15				V	See Figures 3 and 4, Page 4  VDD = +15V, fCLK = 0 to 100 kHz Continuous Conversion (80% Duty Cycle) VCC = +5V, fCLK = 0 to 100 kHz Continuous Conversion (80% Duty Cycle) VCC = +15V; fCLK = 0 to 100 kHz Continuous Conversion (80% Duty Cycle)
VCC	J, L		+5 to VDD				V	
IDD	J, L		0.2	2			mA	
ICC	J, L		0.02	2			mA	
	J, L		0.1	2			mA	

Specifications subject to change without notice.

<sup>1</sup> "J" version parameters specified for SC8 = 0.

<sup>2</sup> VINL and VINH specifications applicable to all digital inputs except COMP. COMP terminal must be driven with CMOS levels (i.e., comparator output pullup must be tied to VCC).

<sup>3</sup> IINL, IINH specifications not applicable to CLK terminal. See "CLK input current" in specification table.

<sup>4</sup> STRT falling edge should not coincide with CLK in falling edge.

**ABSOLUTE MAXIMUM RATINGS**

VDD to GND	+17V
VCC to GND	+17V
VCC to VDD	+0.4V
VREF to GND	±25V
Analog Input to GND	±25V
Digital Input Voltage Range	VDD to GND

I <sub>OUT1</sub> , I <sub>OUT2</sub>	±5 mA
Power Dissipation (package)	
up to +50°C	1000 mW
Derate above +50°C by	10 mW/°C
Operating Temperature	0°C to +75°C
Storage Temperature	-65°C to +150°C

**CAUTION:**

1. Do not apply voltages higher than VCC or less than GND to any input/output terminal except VREF or AIN.
2. The digital control inputs are zener protected, however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
3. VCC should never exceed VDD by more than 0.4V, especially during power ON or OFF sequencing.

# Typical Performance Characteristics




Figure 1. IDD, ICC vs. fCLK at Different Temperatures




Figure 2. fCLK vs. R and C at VCC = +5V, +15V




Figure 3. Differential Nonlinearity vs. VDD




Figure 4. Gain Error vs. VDD (Normalized for VDD = 15V)

# Test Circuits





Figure 5. Dynamic Crossplot Accuracy Test

## Pin Function Description

### INPUT CONTROLS

- Convert Start (pin 25 – STRT)**  
When the start input goes to logical 1, the MSB data latch is set to logic 1 and all other data latches are set to logic 0. When the start input returns low, the conversion sequence begins. The start command must remain high for at least 500 nanoseconds. If a start command is reinitiated *during* conversion, the conversion sequence starts over.
- High Byte Enable (pin 20 – HBEN)**  
This is a three-state enable for the bit-9 (MSB) and bit 8. When the control is low, the output data lines for bits 9 and 8 are floating. When the control is high, digital data from the latches appears on the data lines.
- Low Byte Enable (pin 21 – LBEN)**  
Same as High Byte Enable pin, but controls bits 0 (LSB) through 7.
- Busy Enable (pin 27 – BSEN)**  
This is an interrogation input which requests the status of the converter, i.e., conversion in process or convert complete. The converter status is addressed by applying a logic 1 to the Busy Enable. (See Busy under Output Functions.)
- Short Cycle 8-Bits (pin 26 – SC8)**  
With a logic 0 input, the conversion stops after 8 bits reducing the conversion time by 2 clock periods. This control should be exercised for proper operation of the “J” version. When a logic 1 is applied, a complete 10-bit conversion takes place (“L” version).
- Clock (pin 24 – CLK)**  
With an external RC connected, as shown in the Figure below, clock activity begins upon receipt of a Convert-Start command to the A/D, and ceases upon completion of conversion. An external clock (CMOS or TTL/DTL levels) can directly drive the clock terminals, if required.



Generating Internal Clock Frequency

The clock frequency vs. R and C is given in Figure 2.

- VDD (pin 1)**  
VDD is the positive supply for all analog circuitry plus some digital logic circuits that are not part of the TTL compatible input/output lines (back-gates to the P-channel devices). Nominal supply voltage is +15V.

- VCC (pin 22)**  
VCC is the logic power supply. If +5V is used, all control inputs/outputs (with the exception of comparator terminal) are DTL/TTL compatible. If +15V is applied, control inputs/outputs are CMOS compatible.

### OUTPUT FUNCTIONS

- Busy (pin 28 – BUSY)**  
The Busy line indicates whether conversion is complete or in process. Busy is a three-state output and floats until the Busy-Enable line is addressed with a logic 1. When addressed, Busy will indicate either a 1 (conversion complete) or a 0 (conversion in process).
- Serial Output (pin 8 – SRO)**  
Provides output data in serial format. Data is available only during conversion. When the A/D is not converting, the Serial Output line “floats.” The Serial Sync (see next function) *must* be used, along with the Serial Output terminal to avoid misinterpreting data.
- Serial Synchronization (pin 9 – SYNC)**  
Provides 10 positive edges, which are synchronized to the Serial Output pin. Serial Sync is floating if conversion is not taking place.

Note that all digital inputs/outputs are TTL/DTL compatible when VCC is +5V, and CMOS compatible when VCC is +15V.

Table 1. Function Table

PIN NO.	MNEMONIC	FUNCTION
1	VDD	Positive Supply (+15V)
2	VREF	Voltage REFERENCE ( $\pm 10V$ )
3	AIN	Analog Input
4	OUT1	DAC Current OUTPUT 1
5	OUT2	DAC Current OUTPUT 2
6	AGND	Analog Ground
7	COMP	COMPARATOR
8	SRO	SeRIal Output
9	SYNC	Serial SYNChronization
10	DB9	Data Bit 9 (MSB)
11	DB8	Data Bit 8
12	DB7	Data Bit 7
13	DB6	Data Bit 6
14	DB5	Data Bit 5
15	DB4	Data Bit 4
16	DB3	Data Bit 3
17	DB2	Data Bit 2
18	DB1	Data Bit 1
19	DB0	Data Bit 0 (LSB)
20	HBEN	High Byte ENable
21	LBEN	Low Byte ENable
22	VCC	Logic Supply (+5V to +15V)
23	DGND	Digital GrouND
24	CLK	CLoCK
25	STRT	STArT
26	SC8	Short Cycle 8 Bits
27	BSEN	BuSy ENable
28	BUSY	BUSY

# Functional Analysis

## BASIC DESCRIPTION

The AD7570 is a monolithic CMOS A/D converter which uses the successive approximations technique to provide up to 10 bits of digital data in a serial and parallel format. Most A/D applications require the addition of only a comparator and a voltage or current reference.

In the successive approximations technique, successive bits, starting with the most significant bit (DB9) are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage (AIN) using a zero crossing detector (comparator). If the DAC output is greater than AIN, the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than AIN, the trial data bit stays in the "1" state, and the next smaller data bit is tried.

Each successive bit is tried, compared to AIN, and set or reset in this manner until the least significant bit (DB0) decision is made. At this time, the AD7570 output is a valid digital representation of the analog input, and will remain in the data latches until another convert start (STRT) is applied.

## TIMING DESCRIPTION

Figure 6 is the AD7570 timing diagram, showing the successive trials and decisions for each data bit. When convert start (STRT) goes HIGH, the MSB(DB9) is set to the logic "1" state, while DB0 through DB8 are reset to the "0" state.


Two clock pulses plus 200 ns after STRT returns LOW, the MSB decision is made, and DB8 is tried. Each succeeding trial and decision is made at  $t_{CLK} + 200$  ns.

Serial NRZ data is available during conversion at the SRO terminal. SYNC provides 10 positive edges which occur in the middle of each serial output bit. SYNC out must be used in conjunction with SRO to avoid misinterpretation of data. Both SYNC and SRO "float" when conversion is not taking place.

## 8-BIT SHORT CYCLE NOTES

If the AD7570 is short cycled to 8 bits ( $SC8 = 0V$ ), the following will occur:

1. The SYNC terminal will provide 8, instead of 10, positive output pulses.
2. DB1 goes "high" coincident with the LSB (DB2 is the LSB when short cycled to 8 bits) decision, and remains high until another STRT is initiated. DB0 remains in the "0" state.
3. BUSY goes "high" one clock period after the DB2 (DB2 is the LSB when short cycled) decision is made.



- NOTES:
1. Internal Clock Runs Only During Conversion Cycle (External Clock Shown).
  2. Externally Initiated.
  3. Serial Sync Lags Clock by  $\approx 200$  ns.
  4. Dotted Lines Indicate "Floating" State.
  5. For Illustrative Purposes, Serial Out Shown as 1101001110.
  6. Cross Hatching Indicates "Don't Care" State.
  7. Set and Reset of Output Data Bits Lags Clock Positive Edge by  $\approx 200$  ns.
  8. Trailing edge of STRT Should be Externally Synchronized to Leading Edge of CLK.
  9. Shown for  $SC8 = 1$ .

Figure 6. AD7570 Conversion Timing Sequence

### DYNAMIC PERFORMANCE

The upper clock frequency limitation (hence the conversion speed limitation) of the AD7570 is due to the output settling characteristics of the current weighting DAC in conjunction with the propagation delay of the comparator, not to speed limitations in the digital logic.

### DAC EQUIVALENT CIRCUIT

The D/A converter section of the AD7570 is a precision 10-bit multiplying DAC. The simplified DAC circuit, shown in Figure 7, consists of ten single-pole-double-throw current steering switches and an "inverted" R-2R current weighting network. (For a complete description of the DAC, refer to the AD7520 data sheet.)

The output resistance and capacitance at OUT1 (and OUT2) are code dependent, exhibiting resistive variations from 0.5 "R" to 0.75 "R," and capacitive variations from 40 pF to 120 pF.

### SETTLING TIME ANALYSIS

Due to the changing COUT1 and ROUT1, the time constant on OUT1 falls anywhere between 250 and 900 nanoseconds, depending on the instantaneous state of the AD7570 digital output code.





Figure 7. DAC Circuit

Worst case settling requirements occur when a trial bit causes the OUT1 terminal to charge towards a final value which is precisely 1/2 LSB beyond zero crossing. When this occurs, the trial bit must settle and remain within 1/2 LSB of final value, or an incorrect decision will be made by the comparator.

For 10-bit accuracy, the first MSB must settle to within 0.1% of final value; the second MSB to within 0.2%. The LSB settling requirement is only 50% of the LSB value. Figure 8 illustrates the settling time available during a given clock period. The pulse shown on the OUT1 terminal falling midway between t0 and t3 is a feedthrough from internal clock mechanisms, and is due primarily to bonding wire and header capacitance. Two methods may be used to reduce the OUT1 settling time:

1. Load OUT1 with a 1k resistor. This reduces the time constant by a factor of 10. Further reduction of the 1kohm load reduces the amount of comparator overdrive, thus increasing the comparator propagation delay, resulting in a reduction of available settling time (t1 - t0 on Figure 8).
2. Use a zero input impedance comparator. Figure 9 illustrates a comparator circuit which has an input impedance of approximately 26 ohms. Proper circuit layout will provide 10-bit accuracy for clock frequencies greater than 500 kHz.



NOTES:  
 1. "tsettling" (t1 - t0) is the time required for the OUT1 terminal to settle within ±1/2LSB of the final value.  
 2. "tcomp" (t2 - t1) is the comparator switching time.  
 3. "tdelay" (t3 - t2) is an internally generated time delay equal to approximately 400 nanoseconds.

Figure 8. Expanded Timing Diagram




Figure 9. Current Comparator With Low Input Impedance



# Operation Guidelines

## UNIPOLAR BINARY OPERATION

Figure 10 shows the circuit connections required for unipolar analog inputs. If *positive* analog inputs are to be quantized, VREF must be *negative*, and the OUT1 (pin 4) terminal of the AD7570 must be connected to the "+" comparator input. For *negative* analog inputs, VREF must be *positive*, and the OUT1 terminal connected to the "-" input of the comparator.

For clarity, the digital control functions have been omitted from the diagram. For proper use of the digital input/output control functions, refer to the pin function descriptions on page 5.

The input voltage/output code relationship for unipolar operation is shown in Table 2. Due to the inherent multiplying capability of the internal D/A converter, the AD7570 can accurately quantize full scale ranges of 10V to 1V. It should be noted, however, that for smaller full scale ranges, the resolution and speed limitations of the comparator impose a limitation on the maximum conversion rate.

## BIPOLAR (OFFSET BINARY) OPERATION

Figure 11 shows the AD7570 configured for offset binary (modified 2's complement) operation. Input voltage/output codes are shown in Table 3.


Amplifier A1, in conjunction with resistors R1, R2, and R3, offsets the bipolar analog input by full scale, and reduces its gain by a factor of 2. The analog signal applied to the AIN terminal is, therefore, a unipolar signal of 0 to +V or 0 to -V, depending on the polarity of VREF. Note that the offset (as well as the scale factor) changes if VREF drifts.

## ADJUSTMENT PROCEDURES UNIPOLAR OPERATION

### Zero Offset Adjustment


1. Apply continuous STRT command to the AD7570 STRT input. *Note:* STRT must be at intervals long enough to allow a complete conversion.

2. Apply  $0 + 1/2\text{LSB}$  ( $0 - 1/2\text{LSB}$  if positive VREF is used) to the AIN terminal.
3. Observe the SRO output line (synchronize oscilloscope to SYNC terminal of AD7570). Adjust the offset potentiometer (R6) until the LSB flickers between 0 and 1, and all other data bits are logic "0." (See Figure 6, timing diagram, for correlation of SRO and SYNC.)



NOTE: IF POSITIVE VREF IS USED, THE ANALOG INPUT RANGE IS 0 TO -VREF, AND THE COMPARATOR'S (-) INPUT SHOULD BE CONNECTED TO OUT1 (PIN 4) OF THE AD7570.

Figure 10. Unipolar Operation



NOTE: IF POSITIVE VREF IS USED, CONNECT MINUS INPUT OF COMPARATOR TO OUT1 (PIN 4) OF THE AD7570.

Figure 11. Bipolar Operation

Table 2. Unipolar Operation

ANALOG INPUT (AIN) NOTES 1, 2, 3	DIGITAL OUTPUT CODE	
	MSB	LSB
FS - 1LSB	1 1 1 1 1 1 1 1 1 1	1
FS - 2LSB	1 1 1 1 1 1 1 1 1 0	0
3/4 FS	1 1 0 0 0 0 0 0 0 0	0
1/2 FS + 1LSB	1 0 0 0 0 0 0 0 0 1	1
1/2 FS	1 0 0 0 0 0 0 0 0 0	0
1/2 FS - 1LSB	0 1 1 1 1 1 1 1 1 1	1
1/4 FS	0 1 0 0 0 0 0 0 0 0	0
1LSB	0 0 0 0 0 0 0 0 0 1	1
0	0 0 0 0 0 0 0 0 0 0	0

NOTES:  
 1. Analog inputs shown are nominal center values of code.  
 2. "FS" is full scale, i.e., (-VREF).  
 3. For 8-bit operation, 1LSB equals (-VREF) (2<sup>-7</sup>); for 10-bit operation, 1LSB equals (-VREF) (2<sup>-9</sup>).  
 4. Code relationship is shown for circuit of Figure 21. If circuit of Figure 22 is used, the output codes shown above will be complemented.

Table 3. Bipolar Operation

ANALOG INPUT (AIN) NOTES 1, 2, 3	DIGITAL OUTPUT CODE	
	MSB	LSB
+(FS - 1LSB)	1 1 1 1 1 1 1 1 1 1	1
+(FS - 2LSB)	1 1 1 1 1 1 1 1 1 0	0
+(1/2 FS)	1 1 0 0 0 0 0 0 0 0	0
+(1LSB)	1 0 0 0 0 0 0 0 0 1	1
0	1 0 0 0 0 0 0 0 0 0	0
-(1LSB)	0 1 1 1 1 1 1 1 1 1	1
-(1/2 FS)	0 1 0 0 0 0 0 0 0 0	0
-(FS - 1LSB)	0 0 0 0 0 0 0 0 0 1	1
-FS	0 0 0 0 0 0 0 0 0 0	0

NOTES:  
 1. Analog inputs shown are nominal center values of code.  
 2. "FS" is full scale, i.e., (VREF).  
 3. For 8-bit operation, 1LSB equals (-VREF) (2<sup>-8</sup>); for 10-bit operation, 1LSB equals (-VREF) (2<sup>-10</sup>).

Gain Adjustment

1. Apply continuous start commands to the STRT input of the AD7570.
2. Apply full scale minus 1-1/2LSB to AIN.
3. Observe the SRO terminal as described under zero offset procedure above, and adjust the gain potentiometer (R4) until the LSB flickers between 0 and 1, and all other data bits equal "1." An alternate method is to adjust VREF instead of using R4.

ADJUSTMENT PROCEDURES BIPOLAR OPERATION

Zero Offset Adjustment

1. Apply continuous start commands to the STRT input of the AD7570. Note: STRT must be at intervals long enough to allow a complete conversion.
2. Apply 1/2LSB less than negative full scale (-FS = -VREF) to the bipolar analog input shown in Figure 11.
3. Observe the SRO terminal (synchronize oscilloscope to the AD7570 SYNC terminal). Adjust the offset potentiometer (R8) until the LSB flickers between 1 and 0, and all other data bits are logic "0." (See timing diagram of Figure 6.)

Gain Adjustment

1. Apply continuous start commands to the STRT input of the AD7570.
2. Apply 1-1/2LSB less than positive full scale (FS = VREF) to the bipolar analog input of Figure 11.
3. Trim the gain potentiometer (R9) for a flickering LSB, and all other data bits equal to logic "1." Observe the SRO terminal, as described in zero offset procedure above.

APPLICATION HINTS

1. Unused CMOS digital inputs should be tied to their appropriate logic level, and not left floating. Open digital inputs may cause undesired digital activity in the presence of noise.
2. Analog and digital grounds should have separate returns.

3. Load the OUT1 terminal with a 1k resistor to reduce the time constant when operating at clock frequencies greater than 50 kHz.
4. For 10-bit operation, the comparator offset should be adjusted to less than 1mV. Each millivolt of comparator offset will cause approximately 0.015% of differential nonlinearity when a 10V reference is used.
5. The comparator input and output should be isolated to prevent oscillations due to stray capacitance. (See layout on page 10.)
6. If an external clock is used, the negative transition of STRT should not coincide with the trailing edge of the clock input.

OPERATING PRECAUTIONS

1. Do not allow VCC to exceed VDD. In cases where VCC could exceed VDD, the diode protection scheme in Figure 12 is recommended.
2. Do not apply voltages greater than VCC or lower than ground to any digital output from sources which can supply more than 20 mA.
3. Do not apply voltages (from a source which can supply more than 5 mA) lower than ground to the OUT1 or OUT2 terminal. (See Figure 12 Diode Protection Scheme.)




Figure 12. Diode Protection Scheme




# 10.000 ± .001 Volt Precision Reference

## AD2700

### PRELIMINARY TECHNICAL DATA FEATURES

- 3-Terminal Device:
  - Voltage In/Voltage Out
- Total Output Error at  $T_{MAX}$  to: 2mV
- Excellent Long Term Stability:
  - To 50ppm/yr.
- Small IC Package: 14 Pin Dip
- 20mA Current Output Capability
- Available Screened to MIL-STD-883A
- Use with AD7520, AD7570, AD562
- Short Circuit Protected




### PRODUCT DESCRIPTION

The AD2700 is a medium cost, high stability, temperature compensated voltage reference source. The reference output is accurately fixed at 10V. With excellent temperature stability and long term stability of 50ppm/year, the AD2700 offers a convenient solution to regulated voltage requirements which may previously have been met with bulky power supplies or elaborate diodes and ovens. This product is made possible by the combination of the best available semiconductor technology with high precision thin film resistors which are functionally trimmed.

The AD2700 is recommended for use in 10- or 12-bit A/D, and D/A converter circuits and other precise analog circuits. Its small size and hermetic seal make it adaptable to essentially any application or environment.

The operation of the AD2700 is 3 terminal, voltage in/voltage out. No external components are required. Offset adjustment terminals are provided for optional use if accuracy of better than 1mV is desired.



\*External 10k potentiometer provides ±30mV output offset adjust. Temperature effect is ±4μV°C per mV of offset correction.

\*(External Adjustment Optional)

ANALOG DEVICES INC.  
 NORWOOD, MASSACHUSETTS  
 02062 U.S.A.  
 TELEPHONE: 617/886-1000  
 TELETYPE: 617/886-1000

Note: Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A.  
 Telex: 924491 Cables: ANALOG NORWOODMASS

# SPECIFICATIONS



(typical at 25°C and  $V_{in} = +15V$  unless otherwise specified)

## ABSOLUTE MAX RATINGS

Input Voltage	20VDC
Power Dissipation @ +25°C	400 mW
Derate Above 25°C	1mW/°C
Storage Temperature Range	-65 to +150°C
Lead Temperature (soldering, 10 sec)	250°C
Operating Temperature Range – AD2700/L	0 to 70°C
– AD2700/U	-55 to +125°C
Short Circuit Protection	Continuous

ELECTRICAL CHARACTERISTICS	MIN	TYP	MAX	UNITS
Output Voltage @ 25°C, No Load	9.999	10.000	10.001	V
Output Current		±18	±20	mA
Total Output Error Over Operating Temperature Range (see graph, page 4)				
– AD2700L		±.02	±.03	%
– AD2700U		±.03	±.05	%
Input Regulation/Power Supply Rejection ( $V_{in} = 12$ to 18 V)		.0003	.0005	%/%
Load Regulation 0 to ±10mA (see graph, page 4)			±.005	%
Input Voltage, Operating	12	15	18	V
Input Current, No Load			12	mA
*Noise (0.1 to 10Hz)			50	μVp.p
*Long Term Stability			50	ppm/yr
*Output Resistance			.1	Ω
*Ripple Rejection			.01	%/V
*Offset Adjust Range (see schematic, page 1)			±30	mV
*Offset Adjust Temperature Effect			±4	μV/°C per mV of adjust
OPTION 883 (designated as AD2700/U/883) per MIL-STD-883A, Method 5004.2, Class B				
PRICES	AD2700/L	AD2700/U	AD2700/U/883	
1-9				
10-24				
25-99				


\*Guaranteed by design, not tested.




**OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm)

**14-PIN DUAL-IN-LINE**



**AD2700 10 VOLT REFERENCE**





# High Accuracy Low Cost IC Operational Amplifier

## AD301AL

### FEATURES

#### Precision Input Characteristics

- Low  $V_{OS}$ : 0.5mV max
- Low  $V_{OS}$  Drift:  $5\mu V/^{\circ}C$  max
- Low  $I_{OS}$ : 5nA max
- Low  $I_B$ : 30nA max
- High  $A_{OJ}$ : 80,000 min

#### External Compensation Flexibility

#### Small Signal Bandwidth


1MHz to 10MHz

#### Full Power Response

6kHz to 100kHz

#### Slew Rate

0.25V/ $\mu$ sec to 9V/ $\mu$ sec



### GENERAL DESCRIPTION

The Analog Devices AD301AL is the highest accuracy version of the popular AD101A, AD201A, AD301A series of operational amplifiers. Improved processing and additional electrical testing allow the user to achieve precision performance at low cost. The AD301AL provides substantially increased accuracy by reducing the errors due to offset voltage (0.5mV max), offset voltage drift ( $5.0\mu V/^{\circ}C$  max), bias current (30nA max), offset current (5nA max), voltage gain (80,000 min), PSRR (90dB min), and CMRR (90dB min).

In simple ac applications, the AD301AL is unity gain stable with a 30pF capacitor. In more complex situations, the user may tailor the frequency compensation to his particular application. For example, in low frequency applications, the devices may be over-compensated for increased stability margin. Likewise, the compensation can be optimized to give more than a factor of 10 improvement in high frequency performance.

All devices feature full short circuit protection, and are free of latch up when the common mode range is exceeded. The AD301AL is specified for operation from  $0^{\circ}C$  to  $+70^{\circ}C$ , and is available in both the TO-99 and mini-DIP packages.

### GUARANTEED ACCURACY

The vastly improved performance of the AD301AL provides the user with an ideal choice when precision and flexibility are

needed and economy is a necessity. The error budget calculated for the AD301A, AD201A and the AD301AL (see page 3) makes it apparent that this selected version offers substantial improvement over the other two industry-standard amplifiers at  $+25^{\circ}C$  and for  $0^{\circ}C$  to  $+70^{\circ}C$  applications. A typical circuit configuration (see Figure 1) is assumed, and the various errors are computed using maximum values at both  $+25^{\circ}C$  and  $+70^{\circ}C$ . The results indicate a factor of greater than 4 improvement of the AD301AL over the AD301A and a 30% improvement over the AD201A. Note that the error has been determined as a sum of component errors, but that in actuality the total error will be less, and resemble a root mean square sum.




Figure 1. Error Budget Analysis Circuit

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062  
Tel: 617/329-4700 TWX: 710/394-6577

# SPECIFICATIONS

(typical @ +25°C and ±15VDC, unless otherwise specified)


MODEL	AD301AL
<b>OPEN LOOP GAIN</b> V <sub>O</sub> = ±10V, R <sub>L</sub> ≥ 2kΩ @ T <sub>A</sub> = 0°C to +70°C	80,000 min (300,000 typ) 40,000 min (100,000 typ)
<b>OUTPUT CHARACTERISTICS</b> Voltage, R <sub>L</sub> ≥ 10kΩ, T <sub>A</sub> = 0°C to +70°C R <sub>L</sub> ≥ 2kΩ, T <sub>A</sub> = 0°C to +70°C	±12V min (±14V typ) ±10V min (±13V typ)
Short Circuit Current	25mA
<b>FREQUENCY RESPONSE</b> Unity Gain, Small Signal, C <sub>C</sub> = 30pF Feedforward	1MHz 10MHz
Full Power Response, C <sub>C</sub> = 30pF Feedforward	6kHz 150kHz
Slew Rate, Unity Gain, C <sub>C</sub> = 30pF Feedforward	0.25V/μsec 9V/μsec
<b>INPUT OFFSET VOLTAGE</b> Initial, R <sub>S</sub> < 50kΩ vs. Temperature, T <sub>A</sub> = 0°C to +70°C vs. Supply @ T <sub>A</sub> = 0°C to +70°C	0.5mV max (0.3mV typ) 5μV/°C max (2μV/°C typ) 90dB min (100dB typ) 80dB min (96dB typ)
<b>INPUT OFFSET CURRENT</b> Initial @ T <sub>A</sub> = 0°C to +70°C vs. Temperature, 25°C < T <sub>A</sub> < 70°C 0°C < T <sub>A</sub> < 25°C	5nA max (3nA typ) 10nA max 0.1nA/°C max 0.1nA/°C max
<b>INPUT BIAS CURRENT</b> Initial @ T <sub>A</sub> = 0°C to +70°C	30nA max (15nA typ) 45nA max
<b>INPUT VOLTAGE NOISE</b> f = 10Hz f = 100Hz f = 1kHz	22nV/√Hz 18nV/√Hz 13nV/√Hz
<b>INPUT IMPEDANCE</b>	1.5MΩ min (4MΩ typ)
<b>INPUT VOLTAGE RANGE</b> Differential, Max Safe Common Mode, Max Safe Common Mode Rejection Ratio @ T <sub>A</sub> = 0°C to +70°C	±30V ±V <sub>S</sub> , V <sub>S</sub> ≤ 15V 90dB min (100dB typ) 80dB min (90dB typ)
<b>POWER SUPPLY</b> Rated Performance Operating Quiescent Current	±15V ±18V 3mA max (1.8mA typ)
<b>TEMPERATURE RANGE</b> Operating, Rated Performance Storage	0°C to +70°C -65°C to +150°C

Specifications subject to change without notice.

## CONNECTION DIAGRAMS (Top View)


'H' Package

TO-99



'N' Package


Mini-DIP



## PHYSICAL DIMENSIONS (In Inches)


'H' Package

TO-99



'N' Package

Mini-DIP



# Evaluating the AD3DIAL

## ERROR BUDGET ANALYSIS

Op amp accuracy is a confusing term, often subject to misinterpretation. The total output error of an op amp accrues from a number of error sources, whose relative contributions may vary appreciably with different applications, as well as variations in operating temperatures.

The Error Budget Analysis, which reveals all significant error contributions, is a useful figure of merit of an op amp when


used in a particular application. The error contributions are established from the min or max values, both at room temperature and at +70°C. A unity gain non-inverting configuration is assumed for simplicity. While this configuration is only one of a multitude of possible applications, it effectively demonstrates the great improvement in overall accuracy achievable at relatively low cost using the AD301AL.

## ERROR BUDGET ANALYSIS


PARAMETER	ERROR	SPEC ERROR AD301AL T <sub>A</sub> = +25°C		SPEC ERROR AD201A T <sub>A</sub> = +25°C		SPEC ERROR AD301A T <sub>A</sub> = +25°C		SPEC ERROR AD301AL T <sub>A</sub> = +70°C		SPEC ERROR AD201A T <sub>A</sub> = +70°C		SPEC ERROR AD301A T <sub>A</sub> = +70°C	
Gain	10V <sub>in</sub> /G	80,000	125μV	50,000	200μV	25,000	400μV	40,000	250μV	25,000	400μV	15,000	665μV
I <sub>b</sub> (nA)	I <sub>b</sub> x resistor mismatch	30	15μV	75	38μV	250	125μV	45	23μV	100	50μV	300	150μV
I <sub>os</sub> (nA)	I <sub>os</sub> x 25kΩ	5	125μV	10	250μV	50	1250μV	10	250μV	20	500μV	70	1750μV
ΔV <sub>os</sub> /ΔT (μV/°C)	(ΔV <sub>os</sub> /ΔT) · ΔT	—	—	—	—	—	—	5	225μV	15	675μV	30	1350μV
CMRR (dB)	10V/CMRR	90	330μV	90	330μV	80	1000μV	80	1000μV	80	1000μV	70	3300μV
PSRR (dB)	Assume a ±5% power supply variation	90	96μV	90	96μV	80	330μV	80	330μV	80	300μV	70	960μV
TOTAL			691μV		914μV		3075μV		2048μV		2925μV		8175μV

## INPUT CHARACTERISTICS


MAX EQUIVALENT INPUT OFFSET DRIFT VS. SOURCE RESISTANCE




BIAS CURRENT VS. TEMPERATURE




INPUT VOLTAGE RANGE VS. SUPPLY




INPUT NOISE VOLTAGE VS. FREQUENCY



INPUT NOISE CURRENT VS. FREQUENCY




COMMON MODE REJECTION VS. FREQUENCY






DYNAMIC PERFORMANCE


SINGLE-POLE COMPENSATION




Open Loop Frequency Response




Large Signal Frequency Response




TWO-POLE COMPENSATION




Open Loop Frequency Response




Large Signal Frequency Response




FEEDFORWARD COMPENSATION



Open Loop Frequency Response



Large Signal Frequency Response



ORDERING GUIDE

MODEL	TEMP RANGE	ORDER NUMBER
AD301AL	0°C to +70°C	AD301AL*
AD201A	-25°C to +85°C	AD201A*
AD301A	0°C to +70°C	AD301A*
AD101A	-55°C to +125°C	AD101AH
AD101A	-55°C to +125°C	AD101AF
§ AD101A/883	-55°C to +125°C	AD101AF/883

\* Add package type letter: H = TO-99, N = Mini-DIP, F = Flat Pack.

§ Standard AD101A in a 10-lead, hermetically-sealed flat pack (TO-91) processed to MIL-STD-883, Method 5004, Level B.

† Minimum order...10 pieces.

For information on AD101A, AD201A, AD301A, see separate data sheet previously published for these products.




# Precision Comparators

## AD111/211/311

### FEATURES

- Differential Input Voltage Range:  $\pm 30V$
- Common Mode Input Voltage Range:  $\pm 14V$
- Supply Voltage: From  $+5V$  to  $\pm 18V$
- Input Offset Voltage:  $3mV$  max
- Input Bias Current:  $100nA$  max
- Output:  $35V$ ,  $50mA$  TTL Compatible
- Strobed Output
- Input Offset Adjustable




### PRODUCT DESCRIPTION

The AD111, AD211, and AD311 are precision voltage comparators designed for low level signal detection and high level output drive capability. Offering significant improvement over the earlier 710-type comparator in terms of bias currents and gain, the AD111 series operates on supply voltages from  $+5V$  (single ended) up to  $\pm 18V$ . TTL strobe capability is available with the addition of two external components. The AD311 is specified from  $0$  to  $+70^\circ C$ , the AD211 from  $-25^\circ C$  to  $+85^\circ C$  and the AD111 over the full military temperature range  $-55^\circ C$  to  $+125^\circ C$ . All versions are available in the TO-99 can; the AD311 is also available in the 8 pin mini dip.

### PRODUCT HIGHLIGHTS

1. Differential voltages up to the supply voltage ( $30V$  where  $V_S = \pm 15V$ ) are permitted so long as either positive or negative input voltages remain below the supply voltages.
2. The AD211 series operates on supply voltages from  $\pm 18V$  down to a single supply of only  $+5V$ .
3. The AD111 series can deliver a  $50mA$  output current or  $35V$  of output voltage. They can drive TTL, RTL, DTL, and MOS loads as well as lamps and relays. The outputs can be wire OR ed for window or threshold detectors.
4. Where excessive noise is present or an additional logic input is desired, the AD111 series provide TTL strobing with the addition of two external components.
5. The AD111 series offer bias currents below  $100nA$  and gains of  $200,000$ , thus providing the user with greater accuracy and versatility over the earlier 710-type comparators.



Schematic Diagram

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A.  
Telex: 924491 Cables: ANALOG NORWOODMASS

# SPECIFICATIONS

(typical @  $V_S = \pm 15V$ ,  $V_D = 5V$ ,  $R_L = 500\Omega$  and  $T_A = +25^\circ C$  unless otherwise specified)

Model	AD311	AD211	AD111
OPERATING TEMPERATURE RANGE	0 to +70°C	-25°C to +85°C	-55°C to +125°C
VOLTAGE GAIN	200V/mV	•	•
<b>INPUT CHARACTERISTICS</b>			
Maximum Input Voltage (Note 1)	±15V	•	•
Over Operating Temperature Range	±14V	•	•
Offset Voltage (Note 2)	2.0mV typ (7.5mV max)	0.7mV typ (3.0mV max)**	•
Over Operating Temperature Range	10.0mV max	4.0mV max	•
Bias Current (Note 3)	100nA typ (250nA max)	60nA typ (100nA max)**	•
Over Operating Temperature Range	300nA max	150nA max	•
Offset Current (Note 2)	6nA typ (50nA max)	4nA typ (10nA max)**	•
Over Operating Temperature Range	70nA max	20nA max	•
<b>OUTPUT CHARACTERISTICS</b>			
Maximum Output to Negative Supply Voltage ( $V_{7A}$ )	50V	•	•
Maximum Ground to Negative Supply Voltage ( $V_{1A}$ )	30V	•	•
Leakage Current (Note 4)	0.2nA typ (50nA max)	0.2nA typ (10nA max)**	•
Over Operating Temperature Range	0.1µA typ	0.1µA typ (0.5µA max)**	•
Saturation Voltage (Note 5)	0.75V typ (1.5V max)	•	•
Over Operating Temperature Range (Note 6)	0.23V typ (0.4V max)	•	•
Short Circuit Duration	10 sec	•	•
<b>POWER SUPPLIES</b>			
Total Supply Voltage ( $V_{8A}$ )	5V min (36V max)	•	•
Positive Supply Current	5.1mA typ (7.5mA max)	5.1mA typ (6mA max)**	•
Negative Supply Current	4.1mA typ (5mA max)	•	•
<b>RESPONSE TIME (Note 7)</b>			
STROBE ON CURRENT (Note 8)	3mA	•	•
<b>THERMAL CHARACTERISTICS</b>			
Power Dissipation	500mW max	•	•
Maximum Junction Temperature	+85°C	+110°C	+150°C
Thermal Resistance			
Junction-to-Ambient			
TO-99 Package	150°C/W	•	•
Mini-DIP Package	210°C/W	—	—
Junction-to-Case			
TO-99 Package	45°C/W	•	•
Mini-DIP Package	80°C/W	—	—
Storage Temperature Range	-65°C to +150°C	•	•
Lead Temperature (Soldering, 10 sec)	+300°C	•	•

\*Specifications same as AD311.  
 \*\*Specifications same as AD211.  
 Prices and specifications subject to change without notice.

Note 1. This rating applies for ±15V supplies. The positive voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance. Offset voltage is specified with an input source resistance of 50k or less.

Note 3. Input bias current for this product is defined as the average of the two input currents.

Note 4. The conditions for this specification are  $V_S = \pm 15V$ , Pin 1 at ground, 5mV input voltage to the 111/211 or 10mV input voltage to the 311 and the output Pin 7 pulled up to +35V.

Note 5. The conditions for this specification are  $V_S = \pm 15V$ , Pin 1 at ground, 5mV input voltage to the 111/211 or 10mV input voltage to the 311 and the output Pin 7 sinking 50mA.


Note 6. The conditions for this specification are  $V_S = \pm 15V$ , Pin 1 at ground, 6mV input to the 111/211 or 10mV input voltage to the 311 and the output Pin 7 sinking 8mA.

Note 7. The response time specified is for a 100mV input step with 5mV of overdrive "Response Time" is the interval between the application of an input step function and the time when the output crossed the TTL logic threshold.



Note 8. Strobe on current is the current that must be drawn out of the strobe terminal to disable the comparator, not the current that will flow out of the strobe terminal if it is grounded. We recommend using at least a 1kΩ resistor in series with strobe terminal.

## OUTLINE DIMENSIONS

Dimensions shown in inches




## MINI-DIP



## CONNECTION DIAGRAMS


### TO-99

#### Top View




### MINI-DIP


#### Top View




# Applying the AD111/211/311




TTL Compatible Output Swing




High Level TTL Compatible Output Swing




MOS Logic Compatible Output Swing




Obtaining ±15 Volt Output Swing




Driving Ground-Referred Load




Using Clamp Diodes To Improve Response




Offset Balancing




Strobing



\*INCREASES TYPICAL COMMON MODE SLEW FROM 7.0V/μs TO 18V/μs  
Increasing Input Stage Slew Rate\*




Window Detector




Free-Running Multivibrator


TYPICAL PERFORMANCE




Input Bias Current




Input Offset Current




Leakage Currents




Input Characteristics




Common Mode Limits




Transfer Function




Response Time For Various Input Overdrives




Response Time For Various Input Overdrives




Output Saturation Voltage




Supply Current




Supply Current



Output Limiting Characteristics



Response Time For Various Input Overdrives



Response Time For Various Input Overdrives




# IC Sample and Hold Gated Op Amp

## AD583

### FEATURES

- High Sample-to-Hold Current Ratio:  $10^6$
- High Slew Rate:  $5V/\mu\text{sec}$
- High Bandwidth: 2MHz
- Low Aperture Time: 50ns
- Low Charge Transfer: 10pC
- DTL/TTL Compatible
- May Be Used as Gated Op Amp



### PRODUCT DESCRIPTION


The AD583 is a monolithic sample and hold circuit consisting of a high performance operational amplifier in series with an ultra-low leakage analog switch and a MOSFET input unity gain amplifier. An external holding capacitor, connected to the switch output, completes the sample-and-hold or track-and-hold function.

With the analog switch closed, the AD583 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open the capacitor holds the output at its previous level.

The AD583 may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc.

### PRODUCT HIGHLIGHTS

1. Sample-and-hold operation is obtained with the addition of one external capacitor.
2. Low charge transfer (10pC) and high sample-to-hold current ratio insure accurate tracking.
3. Any gain or frequency response is available using standard op amp feedback networks.
4. High slew rate and low aperture time permit sampling of rapidly changing signals.
5. Output, gated through a low leakage analog switch, also makes the AD583 useful for applications such as analog switches, peak holding circuits, etc.



Schematic Diagram

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A.  
 Telex: 924491 Cables: ANALOG NORWOODMASS

# SPECIFICATIONS

(typical @ +25°C and ±15VDC unless otherwise specified)

MODEL	AD583K
OPEN LOOP GAIN $R_L = 2k\Omega, T_{min} \text{ to } T_{max}$	25k min (50k typ)
OUTPUT VOLTAGE SWING $R_L = 2k\Omega, T_{min} \text{ to } T_{max}$	±10V min
OUTPUT CURRENT	±10mA min
OUTPUT RESISTANCE	5Ω
OFFSET VOLTAGE $T_{min} \text{ to } T_{max}$	6mV max (3mV typ) 8mV max (4mV typ)
BIAS CURRENT $T_{min} \text{ to } T_{max}$	200nA max (50nA typ) 400nA max
OFFSET CURRENT $T_{min} \text{ to } T_{max}$	50nA max (10nA typ) 100nA max
INPUT RESISTANCE	5MΩ min (10MΩ typ)
COMMON MODE RANGE	±10V min
COMMON MODE REJECTION $T_{min} \text{ to } T_{max}$	74dB min (90dB typ)
GAIN BANDWIDTH PRODUCT	2MHz
SLEW RATE $A_v = +1, R_L = 2k\Omega, C_L = 50pF,$ $V_{out} = \pm 10V \text{ p-p}$	5V/μsec
RISE TIME $A_v = +1, R_L = 2k\Omega, C_L = 50pF,$ $V_{out} = 400mV \text{ p-p}$	100nsec
OVERSHOOT $A_v = +1, R_L = 2k\Omega, C_L = 50pF,$ $V_{out} = 400mV \text{ p-p}$	20%
DIGITAL INPUT CURRENT $V_{in} = 0, T_{min} \text{ to } T_{max}$ $V_{in} = +5.0V, T_{min} \text{ to } T_{max}$	0.8mA max 20μA max
DIGITAL INPUT VOLTAGE Low $T_{min} \text{ to } T_{max}$ High $T_{min} \text{ to } T_{max}$	0.8V max 2.0V min
ACQUISITION TIME $A_v = +1, R_L = 2k\Omega, C_L = 50pF$ to 0.1% of final value	4μsec
APERTURE TIME	50nsec
DRIFT CURRENT $T_{min} \text{ to } T_{max}$	50pA max (5pA typ) 1.0nA max (0.05nA typ)
CHARGE TRANSFER	20pC max (10pC typ)
SUPPLY CURRENT	5.0mA max (2.5mA typ)
POWER SUPPLY REJECTION	74dB min (90dB typ)
OPERATING TEMP	0 to +70°C
STORAGE TEMP	-65 to +150°C




Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

Voltage between V+ and V- Terminals	40V
Differential Input Voltage	±30V
Digital Voltage (Pin 14)	+8V, -15V
Output Current	Short Circuit Protected
Internal Power Dissipation	30mW (Derate power dissipation by 4.3mW/°C above +150°C ambient temperature)


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)




ALL DIMENSIONS ±0.010 UNLESS OTHERWISE SHOWN

## PIN CONFIGURATION




# Performance Curves


$V_{SUPPLY} = \pm 15VDC$ ,  $T_A = +25^\circ C$ ,  $C_H = 1,000pF$  unless otherwise specified




Typical Sample-and-Hold Performance as a Function of Holding Capacitance




Drift Current vs. Temperature



Broadband Noise Characteristics



Open Loop Frequency Response



Open Loop Phase Response





# Integrated Circuit Precision Instrumentation Amplifier

## PRELIMINARY TECHNICAL DATA

### FEATURES

- Programmable Gains from 0.1 to 1000
- Floating Differential Inputs
- High CMRR: 110dB min
- Complete Input Protection, Power ON and Power OFF
- Functionally Complete with the Addition of Two Resistors
- Internally Compensated
- Gain Bandwidth Product: 40MHz
- Low Noise: 0.5µV p-p (0.1 to 10Hz)
- Extremely Low Cost:

### PRODUCT DESCRIPTION


The AD521 is the second generation, low cost, monolithic I.C. instrumentation amplifier developed by Analog Devices. A true instrumentation amplifier, the AD521 is a controlled gain block with differential inputs and an accurately programmable input/output gain relationship.

The AD521, like its predecessor the AD520, should not be confused with an operational amplifier, even though several manufacturers (including Analog Devices) offer op amps that can be used as building blocks in variable gain instrumentation amplifier circuits. An op amp is merely a high gain component requiring the addition of external feedback to complete the amplification function. Because of the limitations of resistor matching in the external feedback circuit and the relatively low input impedance resulting from the input resistors, an instrumentation amplifier circuit designed around op amps frequently provides less than satisfactory performance. Since the AD521 is a complete amplification circuit which does not depend upon external resistor matching for input/output isolation it maintains its high CMRR (110dB min) in any application. In addition, the high impedance inputs are fully protected against over voltages up to 15V greater than the supply voltage.

The AD521 can be operated at gains from 0.1 to greater than 1000 with the addition of only two programming resistors. Excellent d.c. characteristics are realized through the device's inherently low offset and gain drift and optional one-pot nulling. Dynamic performance is also outstanding with a gain bandwidth product of 40MHz, full peak response of 100kHz and a 10V/µsec slew rate.

Note: this data sheet includes "Preliminary Technical Data" describing a new product. Though highly unlikely, it may be necessary to alter the specifications to reflect life data collected during the initial months of the product's use.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



The AD521 I.C. instrumentation amplifier is available in three different versions, depending on accuracy and operating temperature range: the economical "J" specified from 0°C to +70°C, the low drift "K", also specified from 0°C to +70°C and the "S" guaranteed over the full MIL-temperature range, -55°C to +125°C. All versions are packaged in a hermetically-sealed 14 pin DIP.

### PRODUCT HIGHLIGHTS

1. The AD521 is a true instrumentation amplifier in integrated circuit form, offering the user performance comparable to many modular instrumentation amplifiers at a fraction of the cost.
2. The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than 1000.
3. The AD521 is fully protected for input levels up to 15V beyond the supply voltage and 30V differential at the inputs.
4. Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
5. Offset nulling can be achieved with an optional trim pot.
6. The AD521 offers superior dynamic performance with a gain bandwidth product of 40MHz, full peak response of 100kHz (independent of gain) and a settling time of 5µsec to 0.1% of a 10V step.
7. Every AD521 is baked for 40 hours at +150°C and temperature cycled ten times from -65°C to +150°C.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A.  
Telex: 924491 Cables: ANALOG NORWOODMASS

# SPECIFICATIONS

(typical @  $V_S = \pm 15V$ ,  $R_L = 2k\Omega$  and  $T_A = 25^\circ C$  unless otherwise specified)

MODEL	AD521J	AD521K	AD521S
<b>GAIN</b>			
Range (For Specified Operation, Note 1.)	1 to 1000	•	•
Equation	$G = R_S/R_G V/V$	•	•
Error from Equation	( $\pm 0.25 - 0.004G$ )%	•	•
Nonlinearity (Note 2)		•	•
$1 \leq G \leq 1000$	0.1% max	•	•
Gain Temperature Coefficient	$\pm (3 \pm 0.05G) \text{ppm}/^\circ C$	•	$\pm (15 \pm 0.4G) \text{ppm}/^\circ C$
<b>OUTPUT CHARACTERISTICS</b>			
Rated Output	$\pm 10V$ , $\pm 10mA$ min	•	•
Output at Maximum Operating Temperature	$\pm 10V$ @ 5mA min	•	•
Impedance	0.1 $\Omega$	•	•
<b>DYNAMIC RESPONSE</b>			
Small Signal Bandwidth ( $\pm 3dB$ )			
$G = 1$	$> 2MHz$	•	•
$G = 10$	300kHz	•	•
$G = 100$	200kHz	•	•
$G = 1000$	40kHz	•	•
Small Signal, $\pm 1.0\%$ Flatness			
$G = 1$	75kHz	•	•
$G = 10$	26kHz	•	•
$G = 100$	24kHz	•	•
$G = 1000$	6kHz	•	•
Full Peak Response (Note 3)	100kHz	•	•
Slew Rate, $1 \leq G \leq 1000$	10V/ $\mu sec$	•	•
Settling Time (any 10V step to within 10mV of Final Value)			
$G = 1$	7 $\mu sec$	•	•
$G = 10$	5 $\mu sec$	•	•
$G = 100$	10 $\mu sec$	•	•
$G = 1000$	35 $\mu sec$	•	•
Differential Overload Recovery ( $\pm 30V$ Input to within 10mV of Final Value) (Note 4)			
$G = 1000$	50 $\mu sec$	•	•
Common Mode Step Recovery (30V Input to within 10mV of Final Value) (Note 5)			
$G = 1000$	10 $\mu sec$	•	•
<b>VOLTAGE OFFSET (may be nulled)</b>			
Input Offset Voltage ( $V_{OS1}$ )			
vs. Temperature	3mV max (2mV typ)	1.5mV max (0.5mV typ)	**
vs. Supply	15 $\mu V/^\circ C$ max (7 $\mu V/^\circ C$ typ)	5 $\mu V/^\circ C$ max (1.5 $\mu V/^\circ C$ typ)	**
Output Offset Voltage ( $V_{OS0}$ )			
vs. Temperature	400mV max (200mV typ)	200mV max (30mV typ)	**
vs. Supply (Note 6)	400 $\mu V/^\circ C$ max (150 $\mu V/^\circ C$ typ)	150 $\mu V/^\circ C$ max (50 $\mu V/^\circ C$ typ)	**
0.005 $V_{OS0}/\%$			
<b>INPUT CURRENTS</b>			
Input Bias Current (either input)			
vs. Temperature	80nA max	40nA max	**
vs. Supply	1nA/ $^\circ C$ max	500pA/ $^\circ C$ max	**
Input Offset Current			
vs. Temperature	20nA max	10nA max	**
	250pA/ $^\circ C$ max	125pA/ $^\circ C$ max	**
<b>INPUT</b>			
Differential Input Impedance (Note 7)	$3 \times 10^9 \Omega    1.8pF$	•	•
Common Mode Input Impedance (Note 8)	$6 \times 10^{10} \Omega    3.0pF$	•	•
Input Voltage Range for Specified Performance	$\pm 10V$	•	•
Maximum Voltage without Damage to Unit, Power ON or OFF Differential Mode (Note 9)	30V	•	•
Voltage at either input (Note 10)	$V_S \pm 15V$	•	•
Common Mode Rejection Ratio, DC to 60Hz with 1k $\Omega$ source unbalance			
$G = 1$	70dB min (74dB typ)	74dB min (80dB typ)	**
$G = 10$	90dB min (94dB typ)	94dB min (100dB typ)	**
$G = 1000$	100dB min (104dB typ)	104dB min (114dB typ)	**
$G = 1000$	100dB min (110dB typ)	110dB min (120dB typ)	**
<b>NOISE</b>			
Voltage RTO (p-p) @ 0.1Hz to 10Hz (Note 10)	$\sqrt{(0.5G)^2 + (150)^2} \mu V$	•	•
RMS RTO, 10Hz to 10kHz	$\sqrt{(1.2G)^2 + (30)^2} \mu V$	•	•
Input Current, rms, 10Hz to 10kHz	15pA(rms)	•	•
<b>REFERENCE TERMINAL</b>			
Bias Current	3 $\mu A$	•	•
Input Resistance	10M $\Omega$	•	•
Voltage Range	$\pm 10V$	•	•
Gain to Output	1	•	•
<b>POWER SUPPLY</b>			
Operating Voltage Range	$\pm 5$ to $\pm 18$	•	•
Quiescent Supply Current	5mA max	•	•
<b>TEMPERATURE RANGE</b>			
Specified Performance	0 to $+70^\circ C$	•	$-55$ to $+125^\circ C$
Operating	$-25$ to $+85^\circ C$	•	$-55$ to $+125^\circ C$
Storage	$-65$ to $+150^\circ C$	•	

*load max = 0.00 p*

\*Specification same as AD521J.

\*\*Specification same as AD521K.

Specifications and prices subject to change without notice.

**NOTES:**

1. Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, input voltage should be restricted to  $\pm 10V$  for gains equal to or less than 1.
2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output of  $\pm 9$  volts to 18 volts. With a combination of high gain and  $\pm 10$  volt output swing, distortion may increase to as much as 0.2%.
3. Full Peak Response is the typical frequency below which the amplifier will produce full output swing.
4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10 $\mu$ sec pulse at a 1kHz rate. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, and an added thermal time constant, but will not damage the device.)
5. Common Mode Step Recovery is the time it takes the amplifier to recover from a 30V common mode input with zero volts of differential signal to within 10mV of final value. The test input is a 30V, 10 $\mu$ sec pulse at a 1kHz rate. (When a common mode signal greater than  $V_S - 0.5V$ ) is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, and an added thermal time constant, but will not damage the device.)
6. Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnull'd output offset per percent change in either power supply. If the output offset is null'd, the output offset change versus supply change is substantially reduced.
7. Differential Input Impedance is the impedance between the two inputs.
8. Common Mode Input Impedance is the impedance from either input to the power supplies.
9. Maximum Input Voltage (differential or at either input) is 30V when using  $\pm 15V$  supplies. A more general specification is that neither input may exceed either supply (even when  $V_S = 0$ ) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)
10. 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed during 2 of 3 separate 10 second periods with the test circuit of Figure 6.




Figure 1. AD521 Pin Configuration




Figure 2. Physical Dimensions




Figure 3. Operating Connections for AD521

**INPUT OFFSET AND OUTPUT OFFSET**

When specifying offsets and other errors in an operational amplifier, it is often convenient to refer these errors to the inputs. This enables the user to calculate the maximum error he would see at the output under any gain or circuit configuration. An op amp with 1mV of input offset voltage, for example, would produce 1V of offset at the output in a gain of 1000 configuration.

In the case of an instrumentation amplifier, where the gain is controlled in the amplifier, it is more convenient to separate errors into two categories. Those errors which simply add to the output signal and are unaffected by the gain, can be classi-

fied as output errors. Those which act as if they are associated with the input signal, such that their effect at the output is proportional to the gain, can be classified as input errors.

As an illustration, a typical AD521 might have a +30mV output offset and a -0.7mV input offset. In a unity gain configuration, the total output offset would be +29.3mV or the sum of the two. At a gain of 100, the output offset would be -40mV or:  $30\text{mV} + 100(-0.7\text{mV}) = -40\text{mV}$ .

By separating these errors, one can evaluate the total error independent of the gain settings used, similar to the situation with the input offset specifications on an op amp. In a given gain configuration, both errors can be combined to give a total error with respect to either the input or output by the following formulae:

$$\text{Total Error R.T.I.} = \text{input error} + (\text{output error}/\text{gain})$$

$$\text{Total Error R.T.O.} = (\text{Gain} \times \text{input error}) + \text{output error}$$

As shown in Figure 4, the gain range on the AD521 can be extended considerably by adding an attenuator in the sense terminal feedback path (as well as adjusting the ratio,  $R_S/R_G$ ). Since the sense terminal is the inverting input to the output amplifier, the additional gain to the output is controlled by  $R_1$  and  $R_2$ . This gain factor is  $1 + R_2/R_1$ .

Where offset errors are critical, a resistor equal to the parallel combination of  $R_1$  and  $R_2$  should be placed between pin 11 and  $V_{REF}$ . This minimized the offset errors resulting from the input currents at the sense terminal flowing in  $R_1$  and  $R_2$ . Note that gain changes introduced by changing the  $R_1/R_2$  attenuator will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

When a predetermined output offset is desired,  $V_{REF}$  can be placed in series with pin 11. This offset is then multiplied by the gain factor  $1 + R_2/R_1$  as shown in the equation of Figure 4.




Figure 4. Circuit for utilizing some of the unique features of the AD521. Note that gain changes introduced by changing  $R_1$  and  $R_2$  will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.




Figure 5. Optional bandwidth control.  $C_x$  is determined by the following relationship:  $C_x = \frac{1}{2\pi} 50k\Omega f_t$  when  $f_t$  is the desired bandwidth.




Figure 6. Test circuit for measuring peak to peak noise in the bandwidth 0.1Hz to 10Hz. Typical measurements are found by reading the maximum peak to peak voltage noise of the device under test (D.U.T.) for 3 observation periods of 10 seconds each.

**PRELIMINARY DATA SHEET AD7506/AD7507**

**FEATURES**

- $R_{ON}$  300 $\Omega$
- Power Dissipation 1.5 mW
- TTL/DTL/CMOS Compatible
- Break Before Make Switching
- Silicon Nitride Passivation
- Replaces DG506/DG507

**GENERAL DESCRIPTION**

The AD7506 is a monolithic CMOS 16-channel analog multiplexer packaged in a 28-pin DIP. It switches a common output to one of 16 inputs, depending on the state of four address lines and an "enable". The AD7507 is identical to the AD7506 except it has two outputs switched to two of 16 inputs depending on three binary address states and an "enable".

The AD7506 and AD7507 are excellent examples of a high breakdown CMOS process combined with a double layer interconnect for high density. Both units are silicon/nitride passivated featuring increased stability and reliability.


**ORDERING INFORMATION**

- AD7506J : 0°C to +75°C
- AD7506K : 0°C to +75°C
- AD7506S : -55°C to +125°C
- AD7506T : -55°C to +125°C
- AD7507J : 0°C to +75°C
- AD7507K : 0°C to +75°C
- AD7507S : -55°C to +125°C
- AD7507T : -55°C to +125°C

**PACKAGE VERSIONS**


Suffix "D": 28-pin Ceramic DIP

**PIN CONFIGURATION (TOP VIEW)**




**FUNCTIONAL DIAGRAMS**

AD7506



AD7507



**TRUTHTABLE**

AD7506

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	E <sub>n</sub>	ON SWITCH
0	0	0	1	1
0	0	0	0	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16
X	X	X	0	NONE

AD7507

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	E <sub>n</sub>	ON SWITCH PAIR
0	0	0	1	1 & 9
0	0	1	1	2 & 10
0	1	0	1	3 & 11
0	1	1	1	4 & 12
1	0	0	1	5 & 13
1	0	1	1	6 & 14
1	1	0	1	7 & 15
1	1	1	1	8 & 16
X	X	X	0	NONE

**ABSOLUTE MAXIMUM RATINGS**

- V<sub>DD</sub> (to GND) . . . . . +17 V
- V<sub>SS</sub> (to GND) . . . . . -17 V
- Switch Voltage (to V<sub>SS</sub>) . . . . . +27 V
- Digital Input Voltage Range . . . . . V<sub>DD</sub> to GND
- Switch Current . . . . . 10 mA
- Power Dissipation (Package)
  - To +70°C . . . . . 1200 mW
  - Derate Above +70°C by . . . . . 10 mW/°C
- Operating Temperature . . . . . -55°C to +125°C
- Storage Temperature . . . . . -65°C to +150°C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

# SPECIFICATIONS (V<sub>DD</sub> = +15 V, V<sub>SS</sub> = -15 V unless otherwise noted)

PARAMETER	VERSION	SWITCH CONDITION	@ 25°C			Over Specified Temp. Range		UNITS	TEST CONDITIONS
			MIN	TYP	MAX	MIN	MAX		
<b>ANALOG SWITCH</b>									
R <sub>ON</sub>	J, K	ON		300	450		550		V <sub>S</sub> = -10 V to +10 V, I <sub>S</sub> = 1 mA
	S, T	ON			400		500		
R <sub>ON vs. V<sub>S</sub></sub>	All	ON		15				%	
R <sub>ON vs. Temperature</sub>	All	ON		0.5				%/°C	
R <sub>ON Between Switches</sub>	All	ON		4				%	V <sub>S</sub> = 0 V, I <sub>S</sub> = 1 mA
R <sub>ON Between Switches vs. Temperature</sub>	All	ON		0.05				%/°C	
I <sub>S</sub>	J, K	OFF		0.05	5		50	nA	V <sub>S</sub> = -10 V, V <sub>OUT</sub> = +10 V and V <sub>S</sub> = +10 V, V <sub>OUT</sub> = -10 V "Enable" Low
	S, T	OFF		0.05	1		50	nA	
I <sub>OUT</sub>	AD7506	J, K	OFF	0.3	20		500	nA	V <sub>S</sub> = +10 V, V <sub>OUT</sub> = -10 V "Enable" Low
		S, T	OFF	0.3	10		500	nA	
	AD7507	J, K	OFF	0.3	10		250	nA	
		S, T	OFF	0.3	5		250	nA	
I <sub>OUT - I<sub>S</sub></sub>	AD7506	J, K	ON	0.3	20		500	nA	V <sub>S</sub> = 0
		S, T	ON	0.3	10		500	nA	
	AD7507	J, K	ON	0.3	10		250	nA	
		S, T	ON	0.3	5		250	nA	
<b>DIGITAL CONTROL</b>									
V <sub>INL</sub>	J, S K, T					3.0	0.8	V	Note 2
V <sub>INH</sub>						2.4		V	
I <sub>INL</sub> or I <sub>INH</sub>	All				10		30	μA	
C <sub>IN</sub>	All			3				pF	
<b>DYNAMIC CHARACTERISTICS</b>									
t <sub>transition</sub>	J, S			700				ns	V <sub>IN</sub> : 0 to 3.0 V
	K, T			700	1000			ns	
t <sub>open</sub>	All			100				ns	
t <sub>on(En)</sub>	J, S			0.8				μs	V <sub>EN</sub> : 0 to 3.0 V
	K, T				1.5			μs	
t <sub>off(En)</sub>	J, S			0.8				μs	
	K, T				1			μs	
"OFF" Isolation	All			70				dB	V <sub>EN</sub> = 0, R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 3.0 pF, V <sub>S</sub> = 3.0 VRMS, f = 500 kHz
C <sub>S</sub>	All	OFF		5				pF	
C <sub>OUT</sub>	All	OFF		40				pF	
C <sub>S-OUT</sub>	All	OFF		0.5				pF	
C <sub>SS</sub> Between Any Two Switches	All	OFF		0.5				pF	
<b>POWER SUPPLY</b>									
I <sub>DD</sub> (Standby)	J, K	OFF		0.05	1			mA	All Digital Inputs Low
	S, T	OFF		0.05	1		2	mA	
I <sub>SS</sub> (Standby)	J, K	OFF		0.05	1			mA	
	S, T	OFF		0.05	1		2	mA	
I <sub>DD</sub>	J, K	ON		0.3	1			mA	All Digital Inputs High
	S, T	ON		0.3	1		2	mA	
I <sub>SS</sub>	J, K	ON		0.05	1			mA	
	S, T	ON		0.05	1		2	mA	


**NOTES:**

- Specifications subject to change without notice.
- A pull-up resistor, typically 1-2 kΩ is required to make the J and S versions compatible with TTL/DTL. The maximum value is determined by the output leakage current of the driver gate when in the high state.

DATE: 11/18/88

**FEATURES**

- TTL/DTL/CMOS Compatible
- Max. Quiescent Power Dissipation: 30 $\mu$ W
- "ON" Resistance: 170 $\Omega$
- Leakage Current: 200pA
- Analog Signal Range: +12, -15V
- Output Enable Control
- Silicon Nitride Passivation



**GENERAL DESCRIPTION**

The AD7501 is an 8 channel analog multiplexer which switches one output to one of 8 inputs depending on the state of 3 binary inputs. An "enable" control allows for disconnecting the output regardless of the digital input states. The AD7502 is identical to the AD7501 except it has 2 outputs switched to two of 8 inputs depending on 2 binary inputs.

Both units are specified over a  $\pm 10V$  range with a +12 to -15V operating range and without latch-up problems over the  $\pm 15V$  range ( $\pm 15V$  supplies). The digital inputs are TTL/DTL and CMOS logic compatible.

An extremely low quiescent power dissipation (30 $\mu$ W) is achieved by combining unique CMOS (Complementary MOS) technology using the state-of-the-art double layer of interconnect and silicon nitride passivation techniques resulting in a highly reliable product.



**TRUTH TABLES**

AD7501				
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	E <sub>N</sub>	ON
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8
X	X	X	L	NONE

AD7502			
A <sub>1</sub>	A <sub>0</sub>	E <sub>N</sub>	ON
L	L	H	1 & 5
L	H	H	2 & 6
H	L	H	3 & 7
H	H	H	4 & 8
X	X	L	NONE

The AD7501 and AD7502 are ideal for multiplexing single and differential analog data channels in data acquisition systems used in the process control and minicomputer industries. Their ultra low power dissipation also makes them an excellent choice in avionic and portable systems.

**FUNCTIONAL DIAGRAMS**



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A.  
Telex: 924491 Cables: ANALOG NORWOODMASS

ANALOG DEVICES INC.  
Norwood, Massachusetts  
02062  
TEL: (617) 552-0000

# SPECIFICATIONS

( $V_{DD} = +15V$ ,  $V_{SS} = -15V$  unless otherwise noted)

PARAMETER (NOTE 1)	SWITCH	$T_A$ (°C)	MIN	TYP	MAX	UNIT	TEST CONDITIONS
<b>ANALOG SWITCH</b>							
$R_{ON}$	ON	+25		170	300	$\Omega$	$-10V \leq V_S \leq +10V$ $I_S = 1mA$
$R_{ON}$ vs. $V_S$	ON	+25		20		%	$V_S = -10V$ to $+10V$ $I_S = 1mA$
$R_{ON}$ vs. Temperature	ON			0.5		%/°C	
$\Delta R_{ON}$ between Switches	ON	+25		4		%	$V_S = 0V$ $I_S = 1mA$
$R_{ON}$ vs. Temperature between Switches	ON			$\pm 0.01$		%/°C	
$I_S$	Commercial	OFF	+25	0.2	2	nA	$V_S = -10V$ , $V_{OUT} = +10V$ and $V_S = +10V$ , $V_{OUT} = -10V$
		OFF	0 to +75		50	nA	
	Military	OFF	+25	0.5	0.5	nA	
		OFF	-55 to +125		50	nA	
$I_{OUT}$	AD7501	Commercial	OFF	+25	1.0	10	nA
			OFF	0 to +75		250	nA
		Military	OFF	+25	0.6	5	nA
			OFF	-55 to +125		250	nA
	AD7502	Commercial	OFF	+25	0.6	5	nA
			OFF	0 to +75		125	nA
		Military	OFF	+25	0.6	3	nA
			OFF	-55 to +125		125	nA
$ I_{OUT} - I_S $	ON	+25			5	nA	$V_S = 0$
<b>DIGITAL CONTROL</b>							
$V_{INL}$		+25			0.8	V	
	AD7501J AD7502J	+25	4			V	SEE NOTE 2
$V_{INH}$	AD7501K AD7501S AD7502K AD7502S	+25	2.4			V	
$I_{INL}$ or $I_{INH}$	Commercial Military	+25		10 100		nA nA	
$I_{INH}$		-55 to +125		1		$\mu A$	
$C_{IN}$		+25		3		pF	
<b>DYNAMIC CHARACTERISTICS</b>							
$T_{ON}$		+25		0.8		$\mu s$	SEE TEST CIRCUIT 2
$T_{OFF}$		+25		0.8		$\mu s$	
$C_S$	OFF	+25		5		pF	
$C_{OUT}$	OFF	+25		30		pF	
$C_{S,OUT}$	OFF	+25		0.5		pF	
$C_{SS}$ between any two switches	OFF	+25		0.5		pF	
<b>POWER SUPPLY</b>							
$I_{DD}$ (Quiescent)	OFF	+25		0.01	100	$\mu A$	ALL DIGITAL INPUTS LOW
$I_{SS}$ (Quiescent)	OFF	+25		0.01	100	$\mu A$	INPUTS HIGH
$I_{DD}$	ON	+25		0.2	0.5	mA	ALL DIGITAL INPUTS HIGH
$I_{SS}$	ON	+25		0.01	100	$\mu A$	INPUTS HIGH

NOTE 1: See "Terminology" on page 6.

NOTE 2: A pull-up resistor, typically 1-2k $\Omega$ , is required to make the AD7501J and AD7502J compatible with TTL/DTL levels. The maximum value is determined by the output leakage current of the driver gate when in the high state.


Specifications subject to change without notice.




# Applying the AD7501/AD7502

## TYPICAL PERFORMANCE CURVES

### 1. $R_{ON}$ AS A FUNCTION OF SWITCH VOLTAGE ( $V_S$ )




At Different Power Supplies




At Different Temperatures

### 2. DIGITAL THRESHOLD VOLTAGE ( $V_{INH}$ , $V_{INL}$ )




Vs. Power Supply




Vs. Temperature

### 3. $T_{ON}$ , $T_{OFF}$



Vs. Digital Input Voltage








### 4. POWER DISSIPATION



Vs. Logic Frequency (50% Duty Cycle)

TYPICAL PERFORMANCE CURVES (Continued)

SWITCHING CHARACTERISTICS



**APPLICATIONS**

The basic applications for the AD7501 and AD7502 are in single and differential signal multiplexing and demultiplexing circuits.

Most data acquisition systems have multiple data inputs coming from various transducers, signal conditioners, etc. This analog data is normally converted into digital format using A/D converters for further processing. Multiplexing the various data channels into one channel reduces the number of digital conversion products needed and saves space, power and money.

Figure 1 shows how eight data channels are reduced to a single channel which subsequently is converted into digital language using a sample/hold amplifier and an A/D converter. Additional channels can be multiplexed by using two or more AD7501's




Figure 1. 8-Channel Data Acquisition System

using the "enable" line to disconnect the output of those multiplexers which are not addressed.

Figure 2 shows the AD7502 multiplexing balanced data channels. Using an instrumentation amplifier such as the AD520 converts the differential signal into a single ended output. A sample/hold amplifier and A/D converter can subsequently be used for digitizing the analog information.

The AD7501/AD7502 are designed for the "analog world" where the standard power supplies are  $\pm 15V$  and the signal range is  $\pm 10V$  coming from op amps or other signal sources. The digital interface does not need any additional parts (K and S versions) and is directly compatible with standard TTL/DTL and CMOS gates, simplifying the circuit design.







Figure 2. 4-Channel Differential Multiplexer

**PIN CONFIGURATION**



**BONDING DIAGRAM**




NOTE: Please consult the factory for additional chip information.

**ABSOLUTE MAXIMUM RATINGS**

$V_{DD}$ - (to Gnd)	+17V
$V_{SS}$ - (to Gnd)	-17V
Switch Voltage (to $V_{SS}$ )	+27V
Switch Current	10mA
Digital Input Voltage Range	$V_{DD}$ to $V_{SS}$
Power Dissipation (package)	
up to +75°C	450mW
derates above +75°C at	6mW/°C
Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C

**OUTLINE DIMENSIONS**  
16 PIN CERAMIC DIP



**CAUTION:**

- Do not apply voltages higher than  $V_{DD}$  and  $V_{SS}$  on any other terminal, especially when  $V_{SS} = V_{DD} = 0V$  all other pins should be at 0V.
- The digital control inputs are zener protected. However, permanent damage can occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

**TERMINOLOGY**

$R_{ON}$ :	Ohmic resistance between the output and an addressed input.
$R_{ON}$ vs. Temperature:	$R_{ON}$ drift over the temperature range.
$\Delta R_{ON}$ between Switches:	Difference between the $R_{ON}$ of any two switches.
$R_{ON}$ vs. Temperature between Switches:	Difference between the $R_{ON}$ drift of any two switches.
$I_S$ :	Current at any switch input S1 through S8. This is a leakage current when the switch is open.
$I_{OUT}$ :	Current at the output. This is a leakage current when all switches are open (enable low).
$I_{OUT} - I_S$ :	Difference between the current going into terminal "S" and the current going out of terminal "out" when terminal "S" is addressed.
$V_{INL}$ :	Digital threshold voltage for the low state.
$V_{INH}$ :	Digital threshold voltage for the high state.
$C_S$ :	Capacitance between any open terminal "S" and ground.
$C_{OUT}$ :	Capacitance between the output terminal and ground with all switches open (enable low).
$C_{S-OUT}$ :	Capacitance between any open terminal "S" and the output terminal.
$C_{SS}$ :	Capacitance between any two "S" terminals.

**ORDERING INFORMATION**

AD7501J:	0 - +75°C
AD7501K:	0 - +75°C
AD7501S:	-55°C - +125°C
AD7502J:	0 - +75°C
AD7502K:	0 - +75°C
AD7502S:	-55°C - +125°C