Dansk Data Elektronik ApS

ID-7016 A/D-Conversion Module for the dde

ID-7000 Microprocessor System December 1976.

Author: Ole Lading.

page 1

dde

ID-7016 ANALOG/DIGITAL CONVERSION MODULE

<u>1. Introduction</u>. This module is used for connection of analog input signals to the ID-7000 microprocessor system. A maximum of 8 differential analog inputs can be connected to the module. A 3 bit channel selector register determines which input to be selected. The gain of the individual channels can be set in the range from 1-20 times by means of 8 trimpots on the module. A sample/hold circuit keeps the analog signal to the A/D-converter stable during conversion. The monolithic A/D-converter on the module - available in 8-bit and 10-bit versions-has a 40 µsec conversion time (for 10 bit operation). Basic input levels (with unity gain in instrumentation amplifier) is 0 to 10V differential (unipolar operation) or $\pm 10V$ to $\pm 10V$ differential (bipolar operation).

The module must be supplied by +15V/+15v analog supply voltages. An ID-7022 analog power-supply module plugged into the bus can be used.

Fig. 1 shows a blocked schematic of the module. Appendix 1 is a complete diagram of the module. Appendix 2 contains datasheets for the analog components on the board.

<u>2. Description.</u> This section contains a description of the module from a programming point of wiev.

<u>2.1 Addressing.</u> The module uses to consecutive addresses of the possible 256 addresses for I/0-units. The address of the module is set by a 7 bit switchregister on the module. The two addresses are used as described in the following sections.

<u>2.2 Data input.</u> When reading from the even address of the module, the CPU transfers the 8 most significant bits of the converted data to the accumulator:

IN 2n	CD9	CD8.	CD7	CD6	CD5	CD4	CD3	CD2
	7	6	5	4	3	2	l	0
If an	a 8 bit com	nverter is	used, th	nis data w	ord contai	ins all th	e converte	ed
data.	When bip	olar opera	tion is u	sed, the 1	result is	in modifi	ed 2's com	plement
nota	tion with	CD9 as a	complemen	ted sign l	bit.			



<u>2.2 Status input</u>. When reading from the odd address of the module, the CPU transfers the 2 least significant bits of the converted data and some status information to the accumulator.

IN	2n+1	INT	0	0	READY	0	0	CD1	CDO
		7/	6	5	4	3	2	1	0
	If an 8 bit converter is used, bit 0 and bit 1 in the status word are irrelevant.								
	bit 4: READY O: the module is converting data, while the sample/ hold circuit is in the HOLD state. l: the module keeps converted data in the buffer,								

and the sample/hold circuit is in the SAMPLE state.

bit 7: INT this bit in the status word is the interrupt flipflop of the module. This bit can be used, when more than one interrupt source is connected to the same interrupt request line.

2.3 Data output. When writing to the even address of the module, the CPU loads the channel address register. One bit in the data word is used to clear the interrupt flip-flop of the module.

0UT 2n	clear IN					CH(2)	CH(1)	CH(0)
	7	6	5	4	3	2	1	0
b	it 2-0: CH	1(2:0)	The chann plexor an	el addres: d the gai	s for the n-selector	analog in multiple	put multi- xo r .	-
b	it7 cl	ear INT.	0: The co affect 1: The in be use of con ces to	ntent of ed. terrupt f d to pass versions, use the s	the intern lip-flop i ivate the to allow ame intern	rupt flip- is cleared module af other int rupt reque	flop is no . This can ter a seri errupt sou st line.	ot 1 ie 1 r-

<u>2.4 Control output.</u> When writing to the odd address of the module, the sample/hold circuit enters the HOLD state and an A/D conversion is started. This output instruction clears the interrupt flip-flop of the module. The output information is irrelevant:

OUT 2n+1

<u>2.5 Interrupt.</u> The module contains one interrupt flip-flop. As described above, the interrupt flip-flop is cleared whwn a new conversion is started <u>or</u> a data word containing a logic 1 in bit 7 is send to the module. The interrupt flip-flop is set by the module, when an A/D-conversion is concluded and converted data are ready in the buffer.

By means of a strap on the module, the interrup request line (i.e. interrupt level) to be used by the module, is determined.

<u>3. Connections.</u> This section describes the pin connections in the top edge connector of the module.

pin	A	:	+ 5 V	lolt	s	upply.	
pin	1 ·	:	digit	al g	gn	id.	
pin	В	:	chann	nel (С	positive	input.
pin	С	:	chanr	nel (0	negative	input.
pin	D	:	chann	nel]	1	positive	input.
pin	E	:	chann	nel]	1	negative	input.
pin	F	:	chanr	nel 2	2	positive	input.
pin	Н	:	chanr	nel 2	2	negative	input.
pin	J	:	chanr	nel j	3	positive	input.
pin	K	:	chann	nel 🔅	3	negative	input.
pin	L	:	chanr	nel /	4	positive	input.
pin	М	:	chann	nel A	4	negative	input.
pin	N	:	chanr	nel (5	positive	input.
pin	Р	:	chanr	nel <u>f</u>	5	negative	input.
pin	R	:	chanr	nel (6	positive	input.
pin	S	:	chanr	nel (6	negative	input.

page 5

pin	T	:	channel 7 pos	itive input.
pin	U	:	channel 7 neg	ative input.
pin	2-17	incl	: analog gnd.	
				These pins can be used to supply
pin	W	:	÷15V	the module from an external power
pin	X,20	:	analog gnd	supply or to supply external equip-
pin	Y	:	+15V	ment (transducers) when an ID-7022
				analog power supply is used.
pin	a	:	EXTSTART	This input can be used to make an
				external start of the A/D-conversion.
pin	Ъ	:	SRO	This line contains complemented se-
				rial data from the A/D-converter du-
				ring conversion. The information must
				be strobed at the negative edges of
				the SYNC-line (pin c).
p in	с	:	SYNC	Synchronization line for the serial
				data (pin b).
pin	d	:	READY	This line goes high when A/D-conver-
				sion is in progress.
pin	1	:	analog out	This pin contains the analog data to
1				the A/D-converter.
pin	ρ	· :	+10V ref.	
pin	r	:	digital gnd	
pin	36	:	+5V supply.	

Pin a, b, c, d, lad p are primary used for test and adjustment purposes.









CMOS 10-Bit Monolithic A/D Converter

FEATURES

8 and 10-Bit Resolution 20µsec Conversion Time Microprocessor Compatibility Very Low Power Dissipation Parallel and Serial Outputs Ratiometric Operation TTL/DTL/CMOS Logic Compatibility CMOS Monolithic Construction

GENERAL DESCRIPTION

The AD7570 is a monolithic CMOS 10-bit successive approximation A/D converter on a 120 by 135 mil chip, requiring only an external comparator, reference and passive clocking components. Ratiometric operation is inherent, since an extremely accurate multiplying DAC is used in the feedback loop.

The AD7570 parallel output data lines and Busy line utilize three-state logic to permit bussing with other A/D output and control lines or with other I/O interface circuitry. Two enables are available, one controls the two MSB's, the second controls the remaining 8 LSB's. This feature provides the control interface for most microprocessors which can accept only an 8-bit byte.

The AD7570 also provides a serial data output line to be used in conjunction with the serial synchronization line. The clock can be driven externally or, with the addition of a resistor and a capacitor, can run internally as high as 0.6 MHz allowing a total conversion time (8-bits) of typically 20µsec. An 8-bit short cycle control pin stops the clock after exercising 8 bits, normally used for the "J" version (8-bit resolution).

The AD7570 requires two power supplies, a +15V main supply and a +5V (for TTL/DTL logic) to +15V (for CMOS logic) supply for digital circuitry. Both analog and digital grounds are available.

The AD7570 is a monolithic device using a proprietary CMOS process featuring a double layer metal interconnect, on-chip thin-film resistor network and silicon nitride passivation ensuring high reliability and excellent long term stability.

ORDERING INFORMATION

Decolution	Temperature Range
Resolution	0 to +75°C
8-Bit	AD7570J
10-Bit	AD7570L

Suffix 1	D:	Ceramic	Package
----------	----	---------	---------

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



FUNCTIONAL DIAGRAM



PIN CONFIGURATION

TOP VIEW									
VDD	Ч	1.	28	BUST	ĩ				
VREF		2	27	BSEN					
AIN		3	26	1 503					
OUT1		4	25	STR1	£				
OUT2		5	24						
AGND		6	23	DGN	D				
COMP		7	22	D VCC					
\$R0		8	21	LBEP					
SYNC		9	20	HBEI	N				
SB) DB9		10	19	D80	(LSI				
D68		11	18	D D81					
D87		12	17	D 082					
DB6		13	16	D63					
D85		14	15	D64					
	_								

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: (617) 329-4700 Telex: 924491 Cable: ANALOG NORWOODMASS

SPECIFICATIONS (VDD = +15V, VCC = +5V, VREF = ±10V unless otherwise noted)

PARAMETER ^I	VERSION	TA	A = +25°	°c	OVER S TEMP.	PECIFIED	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	MAX		
ACCURACY Resolution Quantization Uncertainty Relative Accuracy Differential Nonlinearity Gain Error Gain Temperature Coefficient] L J, L J, L J, L J, L J, L	8 10	0.3 5	±1/2 ±1/2 ±1/2	8	±1/2 ±1/2 ±1/2 10	Bits Bits LSB LSB % Reading ppm Reading per °C	SC8 = Logic 0 SC8 = Logic 1 FCLK = 100 kHz See Figure 5 on Page 4
ANALOG INPUTS Analog Input Resistance Analog Input Resistance Tempco Reference Input Resistance Reference Input Resistance Tempco], L J, L J, L J, L	-	10 -150 10 -150		5	20 20	kΩ ppm/°C kΩ ppm/°C	
ANALOG OUTPUTS Output Leakage Current (IOUT1, IOUT2) Output Capacitance COUT1 COUT2 COUT1 COUT2	J, L J, L J, L J, L J, L	-	10 120 40 40 120			200	nA pF pF pF pF	VOUT1, 2 = 0V DB0 through DB9 = Logic 1 DB0 through DB9 = Logic "0"
DIGITAL INPUTS VINL ² VINH ² VINL ² VINH ² IINL, IINH ³ CLK Input Current CLK Input Current CLK Input Current	J, L J, L J, L J, L J, L J, L J, L J, L	+2.4 +13.5	+1.4 +1.4 ±0.1 +0.4 +1.7 ±1 2	+0.8 +1.5 ±10 +1 +3	+2.4 +13.5	+0.8 +1.5	V V V V μA mA mA μA pF	VCC = +5V VCC = +15V VIN = 0 to VCC During Conversion VCC = +5V; 2.4V \leq VIN \leq VCC During Conversion VCC = +15V; 10V \leq VIN \leq VCC VCC = +5V to +15V Conversion Complete or CLK IN \leq VINL
DIGITAL OUTPUTS VOUTL VOUTH VOUTH COUT (Floating) (SYNC, SRO, BUSY, and DB0 through DB9) ILKG (Floating) (SYNC, SRO, BUSY and DB0 through DB9)	J. L J. L J. L J. L J. L	+2.4 +13.1	5 5 ±5	+0.5	+2.4 +13.5	+0.8 +1.5	V V V pF	VCC = +5V, ISINK = 1.6 mA VCC = +5V, ISOURCE = 40µA VCC = +15V, ISOURCE = 40µA VCC = +15V, ISOURCE = 1 mA VCC = +5V to +15V SRO and SYNC; Conversion Complete BUSY; BSEN = Logic "0" DB0-DB9; HBEN, LBEN = Logic "0" VCC = +5V to +15V SRO and SYNC; Conversion Complete BUSY; BSEN = Logic "0" DB0-DB9; HBEN, LBEN = Logic "0" VOUT = 0V and VCC

A2.3

SPECIFICATIONS (continued)

PARAMETER ^I	VERSION	T	A = +25°	c	OVER SI TEMP.	PECIFIED RANGE	UNITS	TEST CONDITIONS
		MIN	146	мах	MIN	MAA		
DYNAMIC PERFORMANCE								
Conversion Time	J		20 40	40 120		40 120	μs μs	See Figure 5 on Page 4
Internal CLK Frequency	J, L		100				kHz	VCC = +5V; CLK Duty Cycle = 50%, R = 33k, C = 760 pF
(See Figure 2, Page 4 and Section 6, Page 5)	J, L		100				kHz	VCC = +15V, CLK Duty Cycle = 50%, R = 10k; C = 2500 pF
LBEN, HBEN Propagation Delay			650				ns	VCC = +5V LBEN, HBEN = 0V to +3V
tON(EN) tOFF(EN)	J, L J, L		200				ns	Data Bit Load = 5k, 16 pF Measured from 50% of Enable Input to 50% Point of Data Bit Output
BSEN Propagation Delay tON(BSEN) tOFF(BSEN)	J, L J, L		450 200				ns ns	VCC = +5V BSEN = 0V to +3V BUSY Loud = 5k, 16 pF Measured from 50% Point of BSEN Input Waveform to 50%
Convert Start (STRT) ⁴ Pulse Duration Requirement	J, L	0.5					μs	Point of BOST Output wavelouin
POWER SUPPLIES VDD	J, L		+5 to				v	See Figures 3 and 4, Page 4
VCC	J, L		+5 to				v	
IDD	J, L		0.2	2			mA	VDD = +15V, fCLK = 0 to 100 kHz Continuous Conversion (80% Duty
ICC	J, L		0.02	2			mA	VCC = +5V, fCLK = 0 to 100 kHz Continuous Conversion (80% Duty Cycle)
	J, L		0.1	2			mA	VCC = +15V; fCLK = 0 to 100 kHz Continuous Conversion (80% Duty Cycle)

Specifications subject to change without notice. ''J'' version parameters specified for SC8 = 0. VINL and VINH specifications applicable to all digital inputs except COMP. COMP terminal must be driven with CMOS levels (i.e., comparator output pullup must be tied to VCC). 'IINL, IINH specifications not applicable to CLK terminal. See "CLK input current" in specification table. 'STRT falling edge should not coincide with CLK in falling edge.

ABSOLUTE MAXIMUM RATINGS

IOUT1, IOUT2 · · · · · · · · · · · · · · · · · · ·
Power Dissipation (package)
up to +50°C
Derate above +50°C by 10 mW/°C
Operating Temperature 0°C to +75°C
Storage Temperature

CAUTION:

1. Do not apply voltages higher than VCC or less than GND to any input/output terminal except VREF or AIN.

- 2. The digital control inputs are zener protected, however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
- 3. VCC should never exceed VDD by more than 0.4V, especially during power ON or OFF sequencing.

A 2.4

Typical Performance Characteristics















Test Circuits



Figure 5. Dynamic Crossplot Accuracy Test

Pin Function Description

INPUT CONTROLS

- Convert Start (pin 25 STRT) When the start input goes to logical 1, the MSB data latch is set to logic 1 and all other data latches are set to logic 0. When the start input returns low, the conversion sequence begins. The start command must remain high for at least 500 nanoseconds. If a start command is reinitiated *during* conversion, the conversion sequence starts over.
- High Byte Enable (pin 20 HBEN) This is a three-state enable for the bit-9 (MSB) and bit 8. When the control is low, the output data lines for bits 9 and 8 are floating. When the control is high, digital data from the latches appears on the data lines.
- Low Byte Enable (pin 21 LBEN) Same as High Byte Enable pin, but controls bits 0 (LSB) through 7.
- Busy Enable (pin 27 BSEN) This is an interrogation input which requests the status of the converter, i.e., conversion in process or convert complete. The converter status is addressed by applying a logic 1 to the Busy Enable. (See Busy under Output Functions.)
- Short Cycle 8-Bits (pin 26 SC8) With a logic 0 input, the conversion stops after 8 bits reducing the conversion time by 2 clock periods. This control should be exercised for proper operation of the "J" version. When a logic 1 is applied, a complete 10-bit conversion takes place ("L" version).
- 6. Clock(pin 24 CLK)

With an external RC connected, as shown in the Figure below, clock activity begins upon receipt of a Convert-Start command to the A/D, and ceases upon completion of conversion. An external clock (CMOS or TTL/DTL levels) can directly drive the clock terminals, if required.



Generating Internal Clock Frequency

The clock frequency vs. R and C is given in Figure 2.

7. VDD (pin 1)

VDD is the positive supply for all analog circuitry plus some digital logic circuits that are not part of the TTL compatible input/output lines (back-gates to the P-channel devices). Nominal supply voltage is +15V.

8. VCC (pin 22)

VCC is the logic power supply. If +5V is used, all control inputs/outputs (with the exception of comparator terminal) are DTL/TTL compatible. If +15V is applied, control inputs/outputs are CMOS compatible.

OUTPUT FUNCTIONS

1. Busy (pin 28 - BUSY)

The Busy line indicates whether conversion is complete or in process. Busy is a three-state output and floats until the Busy-Enable line is addressed with a logic 1. When addressed, Busy will indicate either a 1 (conversion complete) or a 0 (conversion in process).

2. Serial Output (pin 8 - SRO)

Provides output data in serial format. Data is available only during conversion. When the A/D is not converting, the Serial Output line "floats." The Serial Sync (see next function) *must* be used, along with the Serial Output terminal to avoid misinterpreting data.

- 3. Serial Synchronization (pin 9 SYNC)
- Provides 10 positive edges, which are synchronized to the Serial Output pin. Serial Sync is floating if conversion is not taking place.

Note that all digital inputs/outputs are TTL/DTL compatible when VCC is +5V, and CMOS compatible when VCC is +15V.

Table 1. Function Table

PIN NO.	MNEMONIC	FUNCTION
1	VDD	Positive Supply (+15V)
2	VREF	Voltage REFerence (±10V)
3	AIN	Analog INput
4	OUT1	DAC Current OUTput 1
5	OUT2	DAC Current OUTput 2
6	AGND	Analog GrouND
7	COMP	COMParator
8	SRO	SeRial Output
9	SYNC	Serial SYNChronization
10	DB9	Data Bit 9 (MSB)
11	DB8	Data Bit 8
12	DB7	Data Bit 7
13	DB6	Data Bit 6
14	DB5	Data Bit 5
15	DB4	Data Bit 4
16	DB3	Data Bit 3
17	DB2	Data Bit 2
18	DB1	Data Bit 1
19	DB0	Data Bit 0 (LSB)
20	HBEN	High Byte ENable
21	LBEN	Low Byte ENable
22	VCC	Logic Supply (+5V to +15V)
23	DGND	Digital GrouND
24	CLK	CLocK
25	STRT	ST₄RT
26	SC8	Short Cycle 8 Bits
.27	BSEN	BuSy ENable
28	BUSY	BUSY

A2.6

Functional Analysis

BASIC DESCRIPTION

The AD7570 is a monolithic CMOS A/D converter which uses the successive approximations technique to provide up to 10 bits of digital data in a serial and parallel format. Most A/D applications require the addition of only a comparator and a voltage or current reference.

In the successive approximations technique, successive bits, starting with the most significant bit (DB9) are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage (AIN) using a zero crossing detector (comparator). If the DAC output is greater than AIN, the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than AIN, the trial data bit stays in the "1" state, and the next smaller data bit is tried.

Each successive bit is tried, compared to AIN, and set or reset in this manner until the least significant bit (DB0) decision is made. At this time, the AD7570 output is a valid digital representation of the analog input, and will remain in the data latches until another convert start (STRT) is applied.

TIMING DESCRIPTION

Figure 6 is the AD7570 timing diagram, showing the successive trials and decisions for each data bit. When convert start (STRT) goes HIGH, the MSB(DB9) is set to the logic "1" state, while DB0 through DB8 are reset to the "0" state.

Two clock pulses plus 200 ns after STRT returns LOW, the MSB decision is made, and DB8 is tried. Each succeeding trial and decision is made at tCLK + 200 ns.

Serial NRZ data is available during conversion at the SRO terminal. SYNC provides 10 positive edges which occur in the middle of each serial output bit. SYNC out must be used in conjunction with SRO to avoid misinterpretation of data. Both SYNC and SRO "float" when conversion is not taking place.

8-BIT SHORT CYCLE NOTES

If the AD7570 is short cycled to 8 bits (SC8 = 0V), the following will occur:

- 1. The SYNC terminal will provide 8, instead of 10, positive output pulses.
- 2. DB1 goes "high" coincident with the LSB (DB2 is the LSB when short cycled to 8 bits) decision, and remains high until another STRT is initiated. DB0 remains in the "0" state.
- 3. BUSY goes "high" one clock period after the DB2 (DB2 is the LSB when short cycled) decision is made.

CLK (NOTE 1)	
STRT (NOTES 2 AND B)	
SYNC (NOTES 3 AND 4) -	
SRO (NOTE 5)	MSB 8 7 6 5 4 3 2 1 LSB
DB9 (MSB) (NOTES 6 AND 7) \mathbb{Z}	TRY'MSB
DB8 (NOTE 7)	TRY DBS DBS DECISION
DB7 (NOTE 7) Z	TRY DB7
DB6 (NOTE 7) Z	TRY DB6 DB6 DECISION
DB5 (NOTE 7) 📿	TRY DB5 DB5 DECISION
DB4 (NOTE 7)	TRY DB4 DB4 DECISION
DB3 (NOTE 7) Z	TRY DB3 DB3 DECISION
DB2 (NOTE 7) Z	TRY DB2
DB1 (NOTE 7) Z	TRY DB1 DB1 DECISION
DB0 (LSB) (NOTE 7) 💈	TRY LSB
BSEN (NOTE 2)	
BUSY -	BUSY CONVERT COMPLETE

NOTES:

- 1. Internal Clock Runs Only During Conversion Cycle (External Clock Shown).
- 2. Externally Initiated.
- Externally initiated.
 Serial Sync Lags Clock by ≈ 200 ns.
 Dotted Lines Indicate "Floating" State.
 For Illustrative Purposes, Serial Out Shown as 1101001110.
 Cross Hatching Indicates "Don't Care" State.
- Set and Reset of Output Data Bits Lags Clock Positive Edge by ≈ 200 ns.
- 7. Trailing edge of STRT Should be Externally Synchronized to Leading Edge of CLK.
- 9. Shown for SC8 = 1.

Figure 6. AD7570 Conversion Timing Sequence

HZ.1

Functional Analysis cont'd

DYNAMIC PERFORMANCE

The upper clock frequency limitation (hence the conversion speed limitation) of the AD7570 is due to the output settling characteristics of the current weighting DAC in conjunction with the propagation delay of the comparator, not to speed limitations in the digital logic.

DAC EQUIVALENT CIRCUIT

The D/A converter section of the AD7570 is a precision 10-bit multiplying DAC. The simplified DAC circuit, shown in Figure 7, consists of ten single-pole-double-throw current steering switches and an "inverted" R-2R current weighting network. (For a complete description of the DAC, refer to the AD7520 data sheet.)

The output resistance and capacitance at OUT1 (and OUT2) are code dependent, exhibiting resistive variations from 0.5 "R" to 0.75 "R," and capacitive variations from 40 pF to 120 pF.

SETTLING TIME ANALYSIS

Due to the changing COUT1 and ROUT1, the time constant on OUT1 falls anywhere between 250 and 900 nanoseconds, depending on the instantaneous state of the AD7570 digital output code.



Figure 7. DAC Circuit

Worst case settling requirements occur when a trial bit causes the OUT1 terminal to charge towards a final value which is precisely 1/2 LSB beyond zero crossing. When this occurs, the trial bit must settle and remain within 1/2 LSB of final value, or an incorrect decision will be made by the comparator.

For 10-bit accuracy, the first MSB must settle to within 0.1% of final value; the second MSB to within 0.2%. The LSB settling requirement is only 50% of the LSB value. Figure 8 illustrates the settling time available during a given clock period. The pulse shown on the OUT1 terminal falling midway between t0 and t3 is a feedthrough from internal clock mechanisms, and is due primarily to bonding wire and header capacitance. Two methods may be used to reduce the OUT1 settling time:

- 1. Load OUT1 with a 1k resistor. This reduces the time constant by a factor of 10. Further reduction of the 1kohn
- load reduces the amount of comparator overdrive, thus increasing the comparator propagation delay, resulting in a reduction of available settling time (t1 - t0 on Figure 8).
- Use a zero input impedance comparator. Figure 9 illustrate a comparator circuit which has an input impedance of approximately 26 ohms. Proper circuit layout will provide 10-bit accuracy for clock frequencies greater than 500 kHz.



NUI ES: 1. "tsettling" (t1 - t0) is the time required for the OUT1 terminal to settle within ± 1/2LSB of the final value. 2. "tcomp" (t2 - t1) is the comparator switching time. 3. "tdelay" (t3 - t2) is an internally generated time delay equal to approximately 400 nanoseconds.

Figure 8. Expanded Timing Diagram



Figure 9. Current Comparator With Low Input Impedance

Operation Guidelines

UNIPOLAR BINARY OPERATION

Figure 10 shows the circuit connections required for unipolar analog inputs. If *positive* analog inputs are to be quantized, VREF must be *negative*, and the OUT1 (pin 4) terminal of the AD7570 must be connected to the "+" comparator input. For *negative* analog inputs, VREF must be *positive*, and the OUT1 terminal connected to the "-" input of the comparator.

For clarity, the digital control functions have been omitted from the diagram. For proper use of the digital input/output control functions, refer to the pin function descriptions on page 5.

The input voltage/output code relationship for unipolar operation is shown in Table 2. Due to the inherent multiplying capability of the internal D/A converter, the AD7570 can accurately quantize full scale ranges of 10V to 1V. It should be noted, however, that for smaller full scale ranges, the resolution and speed limitations of the comparator impose a limitation on the maximum conversion rate.

BIPOLAR (OFFSET BINARY) OPERATION

Figure 11 shows the AD7570 configured for offset binary (modified 2's complement) operation. Input voltage/output codes are shown in Table 3.

Amplifier A1, in conjunction with resistors R1, R2, and R3, offsets the bipolar analog input by full scale, and reduces its gain by a factor of 2. The analog signal applied to the AlN terminal is, therefore, a unipolar signal of 0 to +V or 0 to -V, depending on the polarity of VREF. Note that the offset (as well as the scale factor) changes if VREF drifts.

ADJUSTMENT PROCEDURES UNIPOLAR OPERATION Zero Offset Adjustment

1. Apply continuous STRT command to the AD7570 STRT input. *Note:* STRT must be at intervals long enough to allow a complete conversion.

- Apply 0 + 1/2LSB (0 1/2LSB if positive VREF is used) to the AIN terminal.
- 3. Observe the SRO output line (synchronize oscilloscope to SYNC terminal of AD7570). Adjust the offset potentiometer (R6) until the LSB flickers between 0 and 1, and all other data bits are logic "0." (See Figure 6, timing diagram, for correlation of SRO and SYNC.)



IF POSITIVE VREF IS USED, THE ANALOG INPUT RANGE IS D TO -VREF, AND THE COMPARATOR'S (-) INPUT SHOULD BE CONNECTED TO OUT1 (PIN 4) OF THE AD7570.

Figure 10. Unipolar Operation



Figure 11. Bipolar Operation

A2.9

Operation Guidelines D

ANALOG INPUT	DIC	317	Γ A	L	ου	TF	יטי	гo	:0	DE
(AIN) NOTES 1, 2, 3	M	SB					-		LS	в
FS – 1LSB	1	1	1	1	1	1	1	1	1	1
FS – 2LSB	1	1	1	1	1	1	1	1	1	0
3/4 FS	1	1	0	0	0	0	0	0	0	0
1/2 FS + 1LSB	1	0	0	0	0	0	0	0	0	1
1/2 FS	1	0	0	0	0	0	0	0	0	0
1/2 FS - 1LSB	0	1	1	1	1	1	1	1	1	1
1/4 FS	0	1	0	0	0	0	0	0	0	0
1LSB	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0

Table 2. Unipolar Operation

NOTES

Analog inputs shown are nominal center values

of code. "FS" is full scale, i.e., (-VREF). For 8-bit operation, 1LSB equals (-VREF) (2⁻⁷), for 10-bit operation, 1LSB equals (-VREF) (2⁻⁹).

(-VREF) (2⁻⁷). Code relationship is shown for circuit of Figure 21. If circuit of Figure 22 is used, the output codes shown above will be com-plemented.

Gain Adjustment

- 1. Apply continuous start commands to the STRT input of the AD7570.
- 2. Apply full scale minus 1-1/2LSB to AIN.
- 3. Observe the SRO terminal as described under zero offset procedure above, and adjust the gain potentiometer (R4) until the LSB flickers between 0 and 1, and all other data bits equal "1." An alternate method is to adjust VREF instead of using R4.

ADJUSTMENT PROCEDURES BIPOLAR OPERATION Zero Offset Adjustment

- 1. Apply continuous start commands to the STRT input of the AD7570. Note: STRT must be at intervals long enough to allow a complete conversion.
- 2. Apply 1/2LSB less than negative full scale (-FS = -VREF) to the bipolar analog input shown in Figure 11.
- 3. Observe the SRO terminal (synchronize oscilloscope to the AD7570 SYNC terminal). Adjust the offset potentiometer (R8) until the LSB flickers between 1 and 0, and all other data bits are logic "0." (See timing diagram of Figure 6.)

Gain Adjustment

- 1. Apply continuous start commands to the STRT input of the AD7570.
- 2. Apply 1-1/2LSB less than positive full scale (FS = VREF) to the bipolar analog input of Figure 11.
- 3. Trim the gain potentiometer (R9) for a flickering LSB, and all other data bits equal to logic "1." Observe the SRO terminal, as described in zero offset procedure above.

APPLICATION HINTS

- 1. Unused CMOS digital inputs should be tied to their appropriate logic level, and not left floating. Open digital inputs may cause undesired digital activity in the presence of noise.
- 2. Analog and digital grounds should have separate returns.

Table 3	Ripolar	Operation	
able S.	pipulai	Operation	

ANALOG INPUT	DIGITAL OUTPUT CODE				DE						
(AIN) NOTES 1, 2, 3	M	SB						Longour	LS	в	145
+(FS - 1LSB)	1	1	1	1	1	1	1	1	1	1	
+(FS - 2LSB)	1	1	1	1	1	1	1	1	1	0	
+(1/2 FS)	1	1	0	0	0	0	0	0	0	0	
+(1LSB)	1	0	0	0	0	0	0	0	0	1	
0	1	0	0	0	0	0	0	0	0	0	
-(1LSB)	0	1	1	1	1	1	1	1	1	1	
-(1/2 FS)	0	1	0	0	0	0	0	0	0	0	
-(FS - 1LSB)	0	0	0	0	0	0	0	0	0	1	
-FS	0	0	0	0	0	0	0	0	0	0	

NOTES

Analog inputs shown are nominal center values of code.
 "FS" is full scale; i.e., (VREF).

3. For 8-bit operation, 1LSB equals (-VREF) (2^{-8}) ; for 10-bit operation, 1LSB equals (-VREF) (2^{-10}) .

- 3. Load the OUT1 terminal with a 1k resistor to reduce the time constant when operating at clock frequencies greater than 50 kHz.
- 4. For 10-bit operation, the comparator offset should be adjusted to less than 1mV. Each millivolt of comparator offset will cause approximately 0.015% of differential nonlinearity when a 10V reference is used.
- 5. The comparator input and output should be isolated to prevent oscillations due to stray capacitance. (See layout on page 10.)
- 6. If an external clock is used, the negative transition of STRT should not coincide with the trailing edge of the clock input.

OPERATING PRECAUTIONS

- 1. Do not allow VCC to exceed VDD. In cases where VCC could exceed VDD, the diode protection scheme in Figure 12 is recommended.
- 2. Do not apply voltages greater than VCC or lower than ground to any digital output from sources which can supply more than 20 mA.
- 3. Do not apply voltages (from a source which can supply more than 5 mA) lower than ground to the OUT1 or OUT2 terminal. (See Figure 12 Diode Protection Scheme.)



Figure 12. Diode Protection Scheme

H2.10



10.000 ± .001 Volt Precision Reference

PRELIMINARY TECHNICAL DATA FEATURES

3-Terminal Device: Voltage In/Voltage Out Total Output Error at T_{MAX} to: 2mV Excellent Long Term Stability: To 50ppm/yr, Small IC Package: 14 Pin Dip 20mA Current Output Capability Available Screened to MIL-STD-883A Use with AD7520, AD7570, AD562 Short Circuit Protected



PRODUCT DESCRIPTION

The AD2700 is a medium cost, high stability, temperature compensated voltage reference source. The reference output is accurately fixed at 10V. With excellent termperature stability and long term stability of 50ppm/year, the AD2700 offers a convenient solution to regulated voltage requirements which may previously have been met with bulky power supplies or elaborate diodes and ovens. This product is made possible by the combination of the best available semiconductor technology with high precision thin film resistors which are functionally trimmed.

The AD2700 is recommended for use in 10- or, 12-bit A/D, and D/A converter circuits and other precise analog circuits. Its small size and hermetic seal make it adaptable to essentially any application or environment.

The operation of the AD2700 is 3 terminal, voltage in/voltage out. No external components are required. Offset adjustment terminals are provided for optional use if accuracy of better than 1mV is desired.



*External 10k potentiometer provides ±30mV output offset adjust. Temperature effect is ±4μV/°C per mV of offset correction.

*(External Adjustment Optional)

ATAKA PARANA Milovo Mercer 2760 - Londo C 100 - Star Mil

Note: Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Telex: 924491 Cables: ANALOG NORWOODMASS

SPECIFICATIONS

(typical at 25°C and V_{in} = +15V unless otherwise specified)

ABSOLUTE	мах	RATINGS

Input Voltage	20VDC
n pi i i o ac ^o o	400 mW
Power Dissipation @ +25 C	400 111
Derate Above 25°C	1mW/°C
Storage Temperature Range	-65 to +150°C
Lead Temperature (soldering, 10 sec)	250°C
Operating Temperature Range – AD2700/L	0 to 70°C
- AD2700/U	-55 to +125°C
Short Circuit Protection	Continuous

ELECTRICAL CHARACTERISTICS	MIN	TYP	MAX	UNITS
Output Voltage @ 25 [°] C, No Load	9.999	10.000	10.001	v
Output Current	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	±18	±20	mA
Total Output Error Over Operating Temperature Range (see graph, page 4)				
- AD2700L - AD2700U		±.02 ±.03	±.03 ±.05	% %
Input Regulation/Power Supply Rejection (V _{in} = 12 to 18 V)		.0003	.0005	%/%
Load Regulation 0 to ±10mA (see graph, page 4)			±.005	%
Input Voltage, Operating	12	15	18	v
Input Current, No Load			12	mA
*Noise (0.1 to 10Hz)			50	$\mu v_{p.p}$
*Long Term Stability	en e		50	ppm/yr
*Output Resistance			.1	Ω
*Ripple Rejection			.01	%/V
*Offset Adjust Range (see schematic, page 1	1)		±30	mV
*Offset Adjust Temperature Effect			±4	μV/°C per mV of adjus
OPTION 883 (designated as AD2700/U/883) per MIL-STD-883A	, Method 5004.2, Cla	ass B	
PRICES AD2	700/L	AD2700/U		AD2700/U/883
1-9 10-24 25-99				

*Guaranteed by design, not tested.



OUTLINE DIMENSIONS Dimensions shown in inches and (mm)





High Accuracy Low Cost IC Operational Amplifier

A2.13

FEATURES

Precision Input Characteristics Low V_{0S} : 0.5mV max Low V_{0S} Drift: $5\mu V/^{\circ}C$ max Low I_{0S} : 5nA max Low I_{b} : 30nA max High A_{0I} : 80,000 min External Compensation Flexibility Small Signal Bandwidth 1MHz to 10MHz Full Power Response 6kHz to 100kHz Slew Rate 0.25V/usec to 9V/usec

GENERAL DESCRIPTION -

The Analog Devices AD301AL is the highest accuracy version of the popular AD101A, AD201A, AD301A series of operational amplifiers. Improved processing and additional electrical testing allow the user to achieve precision performance at low cost. The AD301AL provides substantially increased accuracy by reducing the errors due to offset voltage (0.5mV max), offset voltage drift $(5.0\mu V/^{\circ}C max)$, bias current (30nA max), offset current (5nA max), voltage gain (80,000 min), PSRR (90dB min), and CMRR (90dB min).

In simple ac applications, the AD301AL is unity gain stable with a 30pF capacitor. In more complex situations, the user may tailor the frequency compensation to his particular application. For example, in low frequency applications, the devices may be over-compensated for increased stability margin. Likewise, the compensation can be optimized to give more than a factor of 10 improvement in high frequency performance.

All devices feature full short circuit protection, and are free of latch up when the common mode range is exceeded. The AD301AL is specified for operation from 0° C to +70°C, and is available in both the TO-99 and mini-DIP packages.

GUARANTEED ACCURACY

The vastly improved performance of the AD301AL provides the user with an ideal choice when precision and flexibility are



needed and economy is a necessity. The error budget calculated for the AD301A, AD201A and the AD301AL (see page 3) makes it apparent that this selected version offers substantial improvement over the other two industry-standard amplifiers at +25°C and for 0°C to +70°C applications. A typical circuit configuration (see Figure 1) is assumed, and the various errors are computed using maximum values at both +25°C and +70°C. The results indicate a factor of greater than 4 improvement of the AD301AL over the AD301A and a 30% improvement over the AD201A. Note that the error has been determined as a sum of component errors, but that in actuality the total error will be less, and resemble a root mean square sum.



Figure 1. Error Budget Analysis Circuit



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: 617/329-4700 TWX: 710/394-6577

A2.14

SPECIFICATIONS

(typical @ +25°C and ±15VDC, unless otherwise specified)

MODEL	AD301AL	CONNECTION DIAGRAMS
OPEN LOOP GAIN		(Top View)
$V_0 = \pm 10V, R_1 \ge 2k\Omega$	80,000 min (300,000 typ)	
(a) $T_A = 0^{\circ}C$ to $+70^{\circ}C$	40,000 min (100,000 typ)	
OUTPUT CHARACTERISTICS		H Package
Voltage $B_{I} \ge 10k\Omega$ TA = $0^{\circ}C$ to $\pm 70^{\circ}C$	+12V min (±14V typ)	TO-99
$R_1 \ge 2k\Omega$ $T_A = 0^{\circ}C$ to $\pm 70^{\circ}C$	$\pm 10V \min(\pm 13V typ)$	
Short Circuit Current	25mA	COMPENSATION
EDEQUENCY DESPONSE		BALANCE V
Unity Gain Small Signal C. = 30nF	1MH2	
Feedforward	10MHz	
Full Power Response, $C_c = 30 pF$	6kHz	INPUTS
Feedforward	150kHz	(3) (5) BALANCE
Slew Rate, Unity Gain, C _c = 30pF	0.25V/µsec	V-
Feedforward	9V/μsec	OT De la se
INPUT OFFSET VOLTAGE		'N' Package
Initial, $R_{S} < 50 k\Omega$	0.5mV max (0.3mV typ)	Mini-DIP
vs. Temperature, $T_A = 0^{\circ}C$ to $+70^{\circ}C$	$5\mu V/^{\circ}C \max (2\mu V/^{\circ}C typ)$	
vs. Supply	90dB min (100dB typ)	BALANCE/ COMPENSATION 1 B COMPENSATION
(a) $T_A = 0^{\circ}C$ to $+70^{\circ}C$	80dB min (96dB typ)	INVERTING INPUT
INPUT OFFSET CURRENT		NON-INVERTING 3 + 6 OUTPUT
Initial	5nA max (3nA typ)	INPUT
\mathbb{R} TA = 0°C to +70°C	10nA max	
vs. Temperature, $25^{\circ}C < T_{A} < 70^{\circ}C$	0.1nA/°C max	
$0^{\circ}C < T_{A} < 25^{\circ}C$	0.1nA/°C max	DUNCION DIMENSIONS
INDUT BLAS CUDDENT		(In Inches)
Initial	30nA max (15nA typ)	(in inches)
(a) $T_A = 0^{\circ}C$ to $+70^{\circ}C$	45nA max	'H' Package
INPUT VOLTACE NOISE		Птаскаде
$f = 10H_7$	22nV/s/Hz	TO-99
f = 100Hz	$18 \text{nV}/\sqrt{\text{Hz}}$	0.335 DIA_1
f = 1 kHz	13nV/√Hz	0.305
	$1.5M\Omega$ min $(4M\Omega$ typ)	0.040 0.185 MAX
	1.5/168 1111 (1116 ())	
INPUT VOLTAGE RANGE	+2037	
Differential, Max Safe	$\pm 30V$	
Common Mode, Max Sale	$\pm vS$, $vS \ll 15v$	4 UU U UU 8 LEADS 0.370 DIA 0.019 p. 4
\bigcirc T \downarrow = \bigcirc ^o C to ± 70 ^o C	80dB min (90dB typ)	0.335 0.016 DIA
	soub min (your typ)	- IYP
POWER SUPPLY		SPACED
Rated Performance	±15V	((((((((((((((((((((((((((((((((((((
Operating	$\pm 18V$	
Quiescent Current	ShiA hiax (1.8hiA typ)	- 0.034
TEMPERATURE RANGE	° ~	(NP Destroye
Operating, Rated Performance	$U \subset to + / U \subset$	in rackage
Storage	-05 C to +150 C	Mini-DIP
		0.380

Specifications subject to change without notice.



Evaluating the ADSDIAL

ERROR BUDGET ANALYSIS

Op amp accuracy is a confusing term, often subject to misinterpretation. The total output error of an op amp accrues from a number of error sources, whose relative contributions may vary appreciably with different applications, as well as variations in operating temperatures.

The Error Budget Analysis, which reveals all significant error contributions, is a useful figure of merit of an op amp when used in a particular application. The error contributions are established from the min or max values, both at room temperature and at $+70^{\circ}$ C. A unity gain non-inverting configuration is assumed for simplicity. While this configuration is only one of a multitude of possible applications, it effectively demonstrates the great improvement in overall accuracy achievable at relatively low cost using the AD301AL.

ERROR BUDGET ANALYSIS

PARAMETER	ERROR	SPEC El AD30 T _A = 4	RROR 1AL 25°C	SPEC E AD2 TA =	RROR 01A +25°C	SPEC E AD3 T _A =	RROR 01A +25°C	SPEC E AD3 T _A =	RROR DIAL 70°C	SPEC E AD2 T _A =	RROR 01 A +70°C	SPEC E AD3 T <mark>A</mark> =	RROR 01A +70°C
Gain	10Vin/G	80,000	125µV	50,000	200µV	25,000	400µV	40,000	250µV	25,000	400µV	15,000	665µV
Ib (nA)	1 _b x resistor mismatch	30	$15\mu V$	75	38μV	250	$125 \mu V$	45	23µV	100	50μV	300	150µV
l _{os} (nA)	l _{os} x 25kΩ	5	125µV	_ 10	250µV	50	1250µV	10	250µV	20	500µV	70	$1750\mu V$
$\Delta V_{os} / \Delta_T (\mu V / C)$	$(\Delta V_{os}/\Delta_T) \cdot \Delta_T$	-	_	-	-	_ `	-	5	225µV	15	675µV	30	1350µV
CMRR (dB)	10V/CMRR	90	330µV	90	330µV	80	$1000 \mu V$	80	1000µV	80	$1000 \mu V$	70	3300µV
PSRR (dB)	Assume a ±5% power supply variation	90	96µV	90	96µV	80	330µV	80	330µV	80	300µV	70	960µV
TOTAL			691µV	•	914µV		3075µV		2048µV		2925µV		8175µV

MAX EQUIVALENT INPUT OFFSET DRIFT VS. SOURCE RESISTANCE



INPUT NOISE VOLTAGE VS. FREQUENCY



INPUT CHARACTERISTICS

BIAS CURRENT VS. TEMPERATURE



INPUT VOLTAGE RANGE VS. SUPPLY



INPUT NOISE CURRENT VS. FREQUENCY



COMMON MODE REJECTION VS. FREQUENCY



DYNAMIC PERFORMANCE

SINGLE-POLE COMPENSATION



Open Loop Frequency Response



Large Signal Frequency Response



TWO-POLE COMPENSATION



Open Loop Frequency Response



FEEDFORWARD COMPENSATION



Open Loop Frequency Response



Large Signal Frequency Response



Large Signal Frequency Response



ORDERING GUIDE ORDER NUMBER

MODEL

AD101A

AD101A

TEMP RANGE AD301AL 0°C to +70°C AD201A -25°C to +85°C AD301A 0°C to +70°C

AD301AL* AD201A* AD301A* AD101AH AD101AF

§AD101A/883 -55°C to +125°C AD101AF/883

-55°C to +125°C

-55°C to +125°C

* Add package type letter: H = TO-99, N = Mini-DIP, F = Flat Pack.

- § Standard AD101A in a 10-lead, hermetically-sealed flat pack (TO-91) processed to MIL-STD-883, Method 5004, Level B.
- + Minimum order...10 pieces.

For information on AD101A, AD201A, AD301A, see separate data sheet previously published for these products.



Precision Comparators

A2.17

FEATURES

Differential Input Voltage Range: ±30V Common Mode Input Voltage Range: ±14V Supply Voltage: From +5V to ±18V Input Offset Voltage: 3mV max Input Bias Current: 100nA max Output: 35V, 50mA TTL Compatible Strobed Output Input Offset Adjustable

PRODUCT DESCRIPTION

The AD111, AD211, and AD311 are precision voltage comparators designed for low level signal detection and high level output drive capability. Offering significant improvement over the earlier 710-type comparator in terms of bias currents and gain, the AD111 series operates on supply voltages from +5V (single ended) up to ±18V. TTL strobe capability is available with the addition of two external components. The AD311 is specified from 0 to +70°C, the AD211 from -25°C to +85°C and the AD111 over the full military temperature range -55°C to +125°C. All versions are available in the TO-99 can; the AD311 is also available in the 8 pin mini dip.



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



PRODUCT HIGHLIGHTS

- 1. Differential voltages up to the supply voltage (30V where $V_S = \pm 15V$) are permitted so long as either positive or negative input voltages remain below the supply voltages.
- 2. The AD211 series operates on supply voltages from ±18V down to a single supply of only +5V.
- 3. The AD111 series can deliver a 50mA output current or 35V of output voltage. They can drive TTL, RTL, DTL, and MOS loads as well as lamps and relays. The outputs can be wire OR ed for window or threshold detectors.
- 4. Where excessive noise is present or an additional logic input is desired, the AD111 series provide TTL strobing with the addition of two external components.
- 5. The AD111 series offer bias currents below 100nA and gains of 200,000, thus providing the user with greater accuracy and versatility over the earlier 710-type comparators.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Telex: 924491 Cables: ANALOG NORWOODMASS

SPECIFICATIONS

(typical @ $V_s = \pm 15V$, $V_D = 5V$, $R_L = 500\Omega$ and $T_A = \pm 25^{\circ}C$ unless otherwise specified)

Model	AD311	AD211	AD111
OPERATING TEMPERATURE RANGE	0 to +70°C	-25°C to +85°C	-55°C to +125°C
VOLTAGE GAIN	200V/mV	•	•
INPUT CHARACTERISTICS		and the state of the second	
Maximum Input Voltage (Note 1)	±15V	•	•
Over Operating Temperature Range	±14V	•	
Offset Voltage (Note 2)	2.0mV typ (7.5mV max)	0.7mV typ (3.0mV max)	••
Over Operating Temperature Range	10.0mV max	4.0mV max	••
Bias Current (Note 3)	100nA typ (250nA max)	60nA typ (100nA max)	••
Over Operating Temperature Range	300nA max	150nA max	••
Offset Current (Note 2)	6nA typ (50nA max)	4nA typ (10nA max)	••
Over Operating Temperature Range	70nA max	20nA max	••
OUTPUT CHARACTERISTICS			
Maximum Output to Negative Supply Voltage (V7.4)	50V	•	
Maximum Ground to Negative Supply Voltage (V1 a)	30V	•	•
Leakage Current (Note 4)	0.2nA typ (50nA max)	0.2nA typ (10nA max)	••
Over Operating Temperature Range	0.1µA typ	0.1µA typ (0.5µA max)	••
Saturation Voltage (Note 5)	0.75V typ (1.5V max)	•	•
Over Operating Temperature Range (Note 6)	0.23V typ (0.4V max)	•	•
Short Circuit Duration	10 sec	•	•
POWER SUPPLIES		and a second	
Total Supply Voltage (VBA)	5V min (36V max)	•	•
Positive Supply Current	5.1mA typ (7.5mA max)	5.1mA typ (6mA max)	••
Negative Supply Current	4.1mA typ (5mA max)	•	•
RESPONSE TIME (Note 7)	200ns	•	•
STROBE ON CURRENT (Note 8)	3mA	•	•
THERMAL CHARACTERISTICS			
Power Dissipation	500mW max	•	•
Maximum Junction Temperature	+85°C	+110°C	+150°C
Thermal Resistance			100 0
Junction-to-Ambient			
TO-99 Package	150°C/W	•	•
Mini-DIP Package	210°C/W		-
Junction-to-Case			
TO-99 Package	45°C/W	•	•
Mini-DIP Package	80°C/W	_	
Storage Temperature Range	-65°C to +150°C	•	•
Lead Temperature (Soldering, 10 sec)	+300°C	•	•

OUTLINE DIMENSIONS Dimensions shown in inches

TO-99









CONNECTION DIAGRAMS

TO-99 Top View V+



MINI-DIP Top View



*Specifications same as AD311.

*Specifications same as AD211

Prices and specifications subject to change without notice.

Note 1. This rating applies for $\pm 15V$ supplies. The positive voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance. Offset voltage is specified with an input source resistance of 50k or less.

Note 3. Input bias current for this product is defined as the average of the two input currents.

Note 4. The conditions for this specification are $V_s = \pm 15V$, Pin 1 at ground, 5mV input voltage to the 111/211 or 10mV input voltage to the 311 and the output Pin 7 pulled up to +35V.

Note 5. The conditions for this specification are $V_s = \pm 15V$, Pin 1 at ground, 5mV input voltage to the 111/211 or 10mV input voltage to the 311 and the output Pin 7 sinking 50mA.

Note 6. The conditions for this specification are $V_s = \pm 15V$, Pin 1 at ground, 6mV input to the 111/211 or 10mV input voltage to the 311 and the output Pin 7 sinking 8mA.

Note 7. The response time specified is for a 100mV input step with 5mV of overdrive "Response Time" is the interval between the application of an input step function and the time when the output crossed the TTL logic threshold. Note 8. Strobe on current is the current that must be drawn out of the strobe terminal to disable the comparator, not the current that will flow out of the strobe terminal if it is grounded. We recommend using at least a $1k\Omega$ resistor in series with strobe terminal.

A2.19

Applying the AD111/211/311



TTL Compatible Output Swing



High Level TTL Compatible Output Swing

V-



MOS Logic Compatible Output Swing



Obtaining ±15 Volt Output Swing



Driving Ground-Referred Load

FROM LADDER NETWORK ANALOG NPUT R1

Using Clamp Diodes To Improve Response



Offset Balancing



Strobing



*INCREASES TYPICAL COMMON MODE SLEW FROM 7.0V/µs TO 18V/µs

Increasing Input Stage Slew Rate*



Window Detector



Free-Running Multivibrator

A2.20



IC Sample and Hold

Gated Op Amp



FEATURES

High Sample-to-Hold Current Ratio: 10⁶ High Slew Rate: 5V/µsec High Bandwidth: 2MHz Low Aperture Time: 50ns Low Charge Transfer: 10pC DTL/TTL Compatible May Be Used as Gated Op Amp



PRODUCT DESCRIPTION

The AD583 is a monolithic sample and hold circuit consisting of a high performance operational amplifier in series with an ultra-low leakage analog switch and a MOSFET input unity gain amplifier. An external holding capacitor, connected to the switch output, completes the sample-and-hold or track-andhold function.

With the analog switch closed, the AD583 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open the capacitor holds the output at its previous level.

The AD583 may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc.

PRODUCT HIGHLIGHTS

- 1. Sample-and-hold operation is obtained with the addition of one external capacitor.
- 2. Low charge transfer (10pC) and high sample-to-hold current ratio insure accurate tracking.
- 3. Any gain or frequency response is available using standard op amp feedback networks.
- High slew rate and low aperature time permit sampling of rapidly changing signals.
- Output, gated through a low leakage analog switch, also makes the AD583 useful for applications such as analog switches, peak holding circuits, etc.



Schematic Diagram

NAR STUNKS

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Telex: 924491 Cables: ANALOG NORWOODMASS

SPECIFICATIONS (typical @ +25°C and ±15VDC unless otherwise specified)

MODEL	AD583K
OPEN LOOP GAIN	25k min (50k typ)
$R_L = 2k\Omega$, T_{min} to T_{max}	
OUTPUT VOLTAGE SWING	±10V min
$R_L = 2k\Omega$, T_{min} to T_{max}	
OUTPUT CURRENT	±10mA min
OUTPUT RESISTANCE	5Ω
OFFSET VOLTAGE	6mV max (3mV typ)
T _{min} to T _{max}	8mV max (4mV typ)
BIAS CURRENT	200nA max (50nA typ)
T _{min} to T _{max}	400nA max
OFFSET CURRENT	50nA max (10nA typ)
T _{min} to T _{max}	100nA max
INPUT RESISTANCE	5MΩ min (10MΩ typ)
COMMON MODE RANGE	±10V min
COMMON MODE REJECTION	74dB min (90dB typ)
T _{min} to T _{max}	-
GAIN BANDWIDTH PRODUCT	2MHz
SLEW RATE	5V/µsec
$Av = +1, R_L = 2k\Omega, C_L = 50pF,$	-
$V_{out} = \pm 10V p - p$	
RISE TIME	100nsec
$Av = +1, R_L = 2k\Omega, C_L = 50pF,$	
V _{out} = 400mV p-p	
OVERSHOOT	20%
$A_V = +1, R_L = 2k_M, C_L = 50pr,$	
DIGITAL INPUT CURRENT $V_{1} = 0$ T i to T	0.8mA max
$V_{in} = +5.0V$, T_{min} to T_{max}	$20\mu A max$
DIGITAL INPUT VOLTAGE	
Low T _{min} to T _{max}	0.8V max
High T _{min} to T _{max}	2.0V min
ACQUISITION TIME	4µsec
$A_v = +1, R_L = 2k\Omega, C_L = 50pF$	
to 0.1% of final value	
APERTURE TIME	50nsec
DRIFT CURRENT	50pA max (5pA typ)
T _{min} to T _{max}	1.0nA max (0.05nA typ)
CHARGE TRANSFER	20pC max (10pC typ)
SUPPLY CURRENT	5.0mA max (2.5mA typ)
POWER SUPPLY REJECTION	74dB min (90dB typ)
OPERATING TEMP	0 to +70°C
STORAGE TEMP	-65 to +150°C
STORAGE LEMIC	00 10 - 200 0

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Voltage between V+ and V- Terminals 40V Differential Input Voltage Digital Voltage (Pin 14) Output Current Internal Power Dissipation

±30V +8V, -15V Short Circuit Protected 30mW (Derate power dissipation by $4.3 \text{mW/}^{\circ}\text{C}$ above +150°C ambient temperature)

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)







ALL DIMENSIONS ±0.010 UNLESS OTHERWISE SHOWN

PIN CONFIGURATION



Performance Curves

 $V_{SUPPLY} = \pm 15 VDC$, $T_A = \pm 25^{\circ}C$, $C_H = 1,000 pF$ unless otherwise specified







Drift Current vs. Temperature



Broadband Noise Characteristics



Open Loop Frequency Response





Integrated Circuit Precision Instrumentation Amplifier

PRELIMINARY TECHNICAL DATA

FEATURES

Programmable Gains from 0.1 to 1000 Floating Differential Inputs High CMRR: 110dB min Complete Input Protection, Power ON and Power OFF Functionally Complete with the Addition of Two Resistors Internally Compensated Gain Bandwidth Product: 40MHz Low Noise: 0.5μ V p-p (0.1 to 10Hz) Extremely Low Cost:

PRODUCT DESCRIPTION

The AD521 is the second generation, low cost, monolithic I.C. instrumentation amplifier developed by Analog Devices. A true instrumentation amplifier, the AD521 is a controlled gain block with differential inputs and an accurately programmable input/ output gain relationship.

The AD521, like its predecessor the AD520, should not be confused with an operational amplifier, even though several manufacturers (including Analog Devices) offer op amps that can be used as building blocks in variable gain instrumentation amplifier circuits. An op amp is merely a high gain component requiring the addition of external feedback to complete the amplification function. Because of the limitations of resistor matching in the external feedback circuit and the relatively low input impedance resulting from the input resistors, an instrumentation amplifier circuit designed around op amps frequently provides less than satisfactory performance. Since the AD521 is a complete amplification circuit which does not depend upon external resistor matching for input/output isolation it maintains its high CMRR (110dB min) in any application. In addition, the high impedance inputs are fully protected against over voltages up to 15V greater than the supply voltage.

The AD521 can be operated at gains from 0.1 to greater than 1000 with the addition of only two programming resistors. Excellent d.c. characteristics are realized through the device's inherently low offset and gain drift and optional one-pot nulling. Dynamic performance is also outstanding with a gain bandwidth product of 40MHz, full peak response of 100kHz and a $10V/\mu$ sec slew rate.

Note: this data sheet includes "Preliminary Technical Data" describing a new product. Though highly unlikely, it may be necessary to alter the specifications to reflect life data collected during the initial months of the product's use.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



The AD521 I.C. instrumentation amplifier is available in three different versions, depending on accuracy and operating temperature range: the economical "J" specified from 0°C to +70°C, the low drift "K", also specified from 0°C to +70°C and the "S" guaranteed over the full MIL-temperature range, -55°C to +125°C. All versions are packaged in a hermetically-sealed 14 pin DIP.

PRODUCT HIGHLIGHTS

- The AD521 is a true instrumentation amplifier in integrated circuit form, offering the user performance comparable to many modular instrumentation amplifiers at a fraction of the cost.
- The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than 1000.
- 3. The AD521 is fully protected for input levels up to 15V beyond the supply voltage and 30V differential at the inputs.
- 4. Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
- 5. Offset nulling can be achieved with an optional trim pot.
- 6. The AD521 offers superior dynamic performance with a gain bandwidth product of 40MHz, full peak response of 100kHz (independent of gain) and a settling time of 5μ sec to 0.1% of a 10V step.
- 7. Every AD521 is baked for 40 hours at +150°C and temperature cycled ten times from -65°C to +150°C.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Telex: 924491 Cables: ANALOG NORWOODMASS

1-12.001

SPECIFICATIONS (typical @ $V_S = \pm 15V$, $R_L = 2k\Omega$ and $T_A = 25^{\circ}C$ unless otherwise specified)

MODEL	AD521J	AD521K	AD5215
GAIN Paper (For Specified Operation, Note 1.)	1 to 1000	•	•
Equation	$G = R_S/R_C V/V$	•	•
Error from Equation	(±0.25-0.004G)%	•	•
Nonlinearity (Note 2)			
1 <g<1000< td=""><td>0.1% max</td><td>•</td><td>+(15 +0 4G)ppm/°C</td></g<1000<>	0.1% max	•	+(15 +0 4G)ppm/°C
Gain Temperature Coefficient	1(3 ±0.05G)ppm/ C		z(1) = 0.4G/ppm C
Bated Output	±10V ±10mA min	•	•
Output at Maximum Operating Temperature	±10V @ 5mA min	•	· (load max = 000 P
Impedance	0.1Ω	•	•
DYNAMIC RESPONSE			
Small Signal Bandwidth (±3dB)	S		
G = 1	>2MHz		•
G = 10 C = 100	200kHz	•	•
G = 1000	40kHz	•	•
Small Signal, ±1.0% Flatness			
G = 1	75kHz		
G = 10	26kHz		•
G = 100	24KHZ 61/147	•	•
G = 1000 Full Peak Response (Note 3)	100kHz	•	•
Slew Rate, $1 \le G \le 1000$	10V/µsec	•	•
Settling Time (any 10V step to within 10mV of Final Value)			
G = 1	7µsec	•	•
G = 10	5µsec	:	
G = 100	10µsec	•	•
G = 1000 Differential Overload Recovery (†30V Input to within	554800		
10mV of Final Value) (Note 4)			
G = 1000	50µsec	•	•
Common Mode Step Recovery (30V Input to within			
10mV of Final Value) (Note 5)			•
G = 1000	10µsec		
VOLTAGE OFFSET (may be nulled)	2mW may (2mW tup)	1.5 mV max (0.5 mV typ)	••
input Offset Voltage (Vos1)	$5mV \max (2mV typ)$ $15uV/^{\circ}C \max (7uV/^{\circ}C typ)$	$5\mu V/^{\circ} C max (1.5\mu V/^{\circ} C typ)$	••
vs. Supply	$3\mu V/\%$	•	•
Output Offset Voltage (Voso)	400mV max (200mV typ)	200mV max (30mV typ)	••
vs. Temperature	400µV/°C max (150µV/°C typ)	150μV/°C max (50μV/°C typ)	••
vs. Supply (Note 6)	0.005V ₀₅₀ /%		an an an an ann an Anna an Anna Anna An
INPUT CURRENTS			
Input Bias Current (either input)	80nA max	40nA max $500nA/^{\circ}C max$	••
vs. Temperature vs. Supply	2%/V	•	•
. Input Offset Current	20nA max	10nA max	••
vs. Temperature	250pA/°C max	125pA/°C max	••
INPUT			
Differential Input Impedance (Note 7)	3 x 10 ⁹ Ω 1.8pF	•	•
Common Mode Input Impedance (Note 8)	6 x 10 ¹ Ω 3.0pF		*
Input Voltage Range for Specified Performance	1100		
or OFF Differential Mode (Note 9)	30V	•	•
Voltage at either input (Note 10)	V _S ±15V	•	•
Common Mode Rejection Ratio, DC to 60Hz with $1 \mathrm{k} \Omega$			
source unbalance	no 10 - 12 (7430	74 dB min (80 dB tun)	••
G = 1 C = 10	PodB min (74dB typ)	94dB min (100dB typ)	••
G = 1000	100dB min (104dB typ)	104dB min (114dB typ)	••
G = 1000	100dB min (110dB typ)	110dB min (120dB typ)	••
NOISE			
Voltage RTO (p-p) @ 0.1Hz to 10Hz (Note 10)	$\sqrt{(0.5 \text{G})^2 + (150)^2 \mu V}$	•	•
RMS RTO, 10Hz to 10kHz	$\sqrt{(1.2G)^2 + (30)^2 \mu V}$		
Input Current, rms, 10Hz to 10kHz	15pA(rms)	· · · · · · · · · · · · · · · · · · ·	n Manas an sena manana ana ang ang ang ang ang M
REFERENCE TERMINAL	7 4		•
Bias Current	3μA 10MΩ	•	•
Voltage Range	±10V	•	•
Gain to Output	1	•	•
POWER SUPPLY	tana ang kana ang kana ang kana ang kana kana		denne mener har vit ut til til til til til til til til til til til
Operating Voltage Range	±5 to ±18	•	•
Quiescent Supply Current	5mA max		-
TEMPERATURE RANGE	a 5 0° a		55 to 4175°C
Specified Performance	0 to +70 C	•	-55 to +125°C
Storage	-65 to +150°C	•	•
	and a second		a summaries and a second statements in the second se Second second seco second second sec

*Specification same as AD521J. **Specification same as AD521K.

Specifications and prices subject to change without notice.

A2.25

NOTES:

1. Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, input voltage should be restricted to $\pm 10V$ for gains equal to or less than 1.

2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output of ± 9 volts to 18 volts. With a combination of high gain and ± 10 volt output swing, distortion may increase to as much as 0.2%.

3. Full Peak Response is the typical frequency below which the amplifier will produce full output swing.

4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10 μ sec pulse at a 1kHz rate. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, and an added thermal time constant, but will not damage the device.)

5. Common Mode Step Recovery is the time it takes the amplifier to recover from a 30V common mode input with zero volts of differential signal to within 10mV of final value. The test input is a 30V, 10 μ sec pulse at a 1kHz rate. (When a common mode signal greater than V_S - 0.5V) is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, and an added thermal time constant, but will not damage the device.)

6. Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnulled output offset per percent change in either power supply. If the output offset is nulled, the output offset change versus supply change is substantially reduced.

7. Differential Input Impedance is the impedance between the two inputs.

8. Common Mode Input Impedance is the impedance from *either* input to the power supplies.

9. Maximum Input Voltage (differential or at either input) is 30V when using $\pm 15V$ supplies. A more general specification is that neither input may exceed either supply (even when $V_S = 0$) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)

10. 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed during 2 of 3 separate 10 second periods with the test circuit of Figure 6.



Figure 1. AD521 Pin Configuration



Figure 2. Physical Dimensions



Figure 3. Operating Connections for AD521

INPUT OFFSET AND OUTPUT OFFSET

When specifying offsets and other errors in an operational amplifier, it is often convenient to refer these errors to the inputs. This enables the user to calculate the maximum error he would see at the output under any gain or circuit configura tion. An op amp with 1mV of input offset voltage, for exampl would produce 1V of offset at the output in a gain of 1000 configuration.

In the case of an instrumentation amplifier, where the gain is controlled in the amplifier, it is more convenient to separate errors into two categories. Those errors which simply add to the output signal and are unaffected by the gain, can be classified as output errors. Those which act as if they are associated with the input signal, such that their effect at the output is proportional to the gain, can be classified as input errors.

As an illustration, a typical AD521 might have a +30mV output offset and a -0.7mV input offset. In a unity gain configuration, the *total* output offset would be +29.3mV or the sum of the two. At a gain of 100, the output offset would be -40mV or: 30mV + 100(-0.7mV) = -40mV.

By separating these errors, one can evaluate the total error independent of the gain settings used, similar to the situation with the input offset specifications on an op amp. In a given gain configuration, both errors can be combined to give a total error with respect to either the input or output by the following formulae:

Total Error R.T.I. = input error + (output error/gain)

Total Error R.T.O. = (Gain x input error) + output error

As shown in Figure 4, the gain range on the AD521 can be extended considerably by adding an attenuator in the sense terminal feedback path (as well as adjusting the ratio, R_s/R_g). Since the sense terminal is the inverting input to the output amplifier, the additional gain to the output is controlled by R_1 and R_2 . This gain factor is $1 + R_2/R_1$.

Where offset errors are critical, a resistor equal to the parallel combination of R_1 and R_2 should be placed between pin 11 and V_{REF} . This minimized the offset errors resulting from the input currents at the sense terminal flowing in R_1 and R_2 . Note that gain changes introduced by changing the R_1/R_2 attenuator will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

When a predetermined output offset is desired, V_{REF} can be placed in series with pin 11. This offset is then multiplied by the gain factor $1 + R_2/R_1$ as shown in the equation of Figure 4.



A2.26

Figure 4. Circuit for utilizing some of the unique features of the AD521. Note that gain changes introduced by changing R_1 and R_2 will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.



Figure 5. Optional bandwidth control. C_X is determined by the following relationship: $C_X = \frac{1}{2}\pi 50 k\Omega f_t$ when f_t is the desired bandwidth.



Figure 6. Test circuit for measuring peak to peak noise in the bandwidth 0.1Hz to 10Hz. Typical measurements are found by reading the maximum peak to peak voltage noise of the device under test (D.U.T.) for 3 observation periods of 10 seconds each.

CMOS ANALOG 8 and 16 Channel Analog Multiplexers **VICES**

PRELIMINARY DATA SHEET

FEATURES

RON

300Ω 1.5 mW

Power Dissipation TTL/DTL/CMOS Compatible Break Before Make Switching Silicon Nitride Passivation Replaces DG506/DG507

GENERAL DESCRIPTION

The AD7506 is a monolithic CMOS 16-channel analog multiplexer packaged in a 28-pin DIP. It switches a common output to one of 16 inputs, depending on the state of four address lines and an "enable". The AD7507 is identical to the AD7506 except it has two outputs switched to two of 16 inputs depending on three binary address states and an "enable".

The AD7506 and AD7507 are excellent examples of a high breakdown CMOS process combined with a double layer interconnect for high density. Both units are silicon/nitride passivated featuring increased stability and reliability.

ORDERING INFORMATION

AD7506J	:	0°C to +75°C
AD7506K	:	$0^{\circ}C$ to $+75^{\circ}C$
AD7506S	:	-55°C to +125°C
AD7506T	:	-55°C to +125°C
AD7507J	:	0° C to +75 $^{\circ}$ C
AD7507K	:	0° C to +75 $^{\circ}$ C
AD7507S	;	-55°C to +125°C
AD7507T	:	-55°C to +125°C

PACKAGE VERSIONS Suffix "D":

28-pin Ceramic DIP

PIN CONFIGURATION (TOP VIEW)

AD7506

1-8

		/00		
V _{DD}			ουτ	
	2 1 0	26 27	□ ^v ss	
	3	26	58	
S16	4	25	S 7	
\$15	5	24	56	
\$14	6	23	55	
\$13	7	22	\$4	
S12	8	21	5 3	
S11	9	20	S2	
\$10	10	19	S1	
S9 🗖	11	18	EN .	
	12	17		
	13	16	A1	
A3 🗖		<u>"</u>	A2	

	AD7	507	
VDD			out
JT 9-16	2	28 27	□ v _{ss}
	3	26	58
S16	4	25	\$7
S15	5	24	56
S14 🗖	6	23] S5
S13 🗖	7	22	5 4
S12	8	21	53
S11	9	20	52
S10	10	19	51
S9 🗖	11	18	
	12	17	
	13	1 ⁶	
		<u> </u>	A2

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

076067

FUNCTIONAL DIAGRAMS









TRUTHTABLE



AD7507

SWITCH PAIR	ŧ.,	A.1	A1	A2
14.9	1		40	0
28.10	1	1		41
38.11		a	1	
48.13	1	1	1	0
58.13	1	¢1	10	1
68 14	1	1	0	1
7 A 15	11	10	1	1
84.10				
NONE	1	1		

ABSOLUTE MAXIMUM RATINGS

V _{DD} (to GND)		•	•	•	•		•	•	•	. +1	7	V
V_{SS} (to GND)					•					-1	7	V
Switch Voltage (to VSS)								•	•	: +2	27 '	V
Digital Input Voltage Range							١	٧D	D	to (GNI	D
Switch Current								-		10	m,	A
Power Dissipation (Package))											
To +70°C									1	200	m١	N
Derate Above +70°C by									10	mV	۷/°	С
Operating Temperature .					-	-5	5°	°C	to	+12	?5°	С
Storage Temperature						-6	55	°C	to	+15	50°	С

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

SPECIFICATIONS (V_{DD} = +15 V, V_{SS} = -15 V unless otherwise noted)

PARAMETER		VERSION	VERSION SWITCH		€ 25°C			Specified , Range	UNITS	TEST CONDITIONS
			CONDITION	MIN	TYP	MAX	MIN	мах		
ANALOG SWIT	СН	1	1	1						
		1 1 K	ON		300	450		550		
RON		ST.	ON		500	400		500		$V_{S} = -10 V$ to +10 V, $I_{S} = 1 mA$
RON VS. VS		All	ON		15			-	%.	
RON vs. Tempe	rature	All	ON		0.5		1		%/°C	
RON Between S	Switches	All	ON		4		1		%₀	$V_{S} = 0 V, I_{S} = 1 mA$
RON Between S	Switches vs. Temperature	All	ON		0.05				%/°C	
		Ј, К	OFF	1	0.05	5	1	50	nA	
IS		S, T	OFF		0.05	1		50	nA	$V_{S} = -10 V, V_{OUT} = +10 V$
	1Daros	Ј, К	OFF	1	0.3	20		500	nA	and
	AD7506	S, T	OFF		0.3	10		500	nA	$V_{S} = +10 V, V_{OUT} = -10 V$
JOUT	4.07607	Ј, К	OFF	1	0.3	10		250	nA	"Enable" Low
	AD7507	S, T	OFF		0.3	5		250	nA	1
<u></u>	AD3506	Ј, К	- ON	1	0.3	20	1	500	nA	
10	AD7500	S, T	ON		0.3	10		500	nA	$V_{\rm S} = 0$
OUT ~ IS	107507	Ј, К	ON		0.3	10		250	nΑ	- 3 - 0
	AD7507	S, T	ON	1	0.3	5		250	nA	
DIGITAL CON	TROL		1	1	1		1		1	
VINI							1	0.8	v	
		J, S					3.0		v v	Note 2
VINH		К, Т			1		2.4		v	
IINL OF INH		All	1	1		10	1	30	μA	
CIN	· · · · · · · · · · · · · · · · · · ·	All	1	1	3			1	pF	
DYNAMIC CH	ARACTERISTICS			1		1	1	1	1	
Distance can	And Englishes	1.5			700				ns	-
t _{transition}	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				700	1000			ns	V _{IN} : 0 to 3.0 V
		All	1	+	100		1		ns	1
vopen		1.5			0.8		1		μs	
ton(En)		кт				1.5			μs	
		15			0.8		1		μς	V _{EN} : 0 to 3.0 V
toff(En)		кт				1			μs	
				1				1	1 10	$V_{EN} = 0, R_L = 200 \Omega, C_L = 3.0 pF$
"OFF" Isolatio	n	All		1	70				dB	$V_S = 3.0$ VRMS, f = 500 kHz
Cs		All	OFF	1	5	1	1		pF	
COUT		All	OFF		40	1	1		pF	
		All	OFF	1	0.5			1	pF	
CSS Between A	ny Two Switches	All	OFF	1	0.5		1		pF	
POWER SUPPL	v	+		1		1			1	
rower sorre	.	1 1 K	OFF		0.05	1			mA	r
I _{DD} (Standby)		ST	OFF		0.05	1		2	mA	
•	مار کو بروان دوان کر اور دوان کر در مان زاری و ایک در سرد میرد کار ایک دارد دارد و این مارد و این در ایک دور ای مارد کرد بروان و ایک دور این و ایک دور این و ایک دور این و ایک دور این و ایک دور ایک دور ایک دور ایک دور ایک دو	1.K	OFF	+	0.05	1		1	mA	All Digital Inputs Low
I _{SS} (Standby)		S. T	OFF	1	0.05	1		2	mA	
		<u>1.K</u>	ON	1	0.3	1	1	1	mA	
1 _{DD}		S.T	ON	1	0.3	1		2	mΑ	All Disited Japanes High
		J.K	ON	1	0.05	1	1	1	mA	All Digital inputs High
ISS		S, T	ON	1	0.05	1		2	mA	
		1	1	1	1	1	1			

NOTES:

Specifications subject to change without notice.
 A pull-up resistor, typically 1-2 kΩ is required to make the J and S versions compatible with TTL/DTL. The maximum value is determined by the output leakage curre of the driver gate when in the high state.

A2.29



CMOS 8 and 4 Channel Analog Multiplexers

FEATURES

TTL/DTL/CMOS Compatible Max. Quiescent Power Dissipation: 30μW "ON" Resistance: 170Ω Leakage Current: 200pA Analog Signal Range: +12, -15V Output Enable Control Silicon Nitride Passivation



AD7501/AD750

The AD7501 and AD7502 are ideal for multiplexing single and differential analog data channels in data acquisition systems used in the process control and minicomputer industries. Their ultra low power dissipation also makes them an excellent choice in avionic and portable systems.

FUNCTIONAL DIAGRAMS



GENERAL DESCRIPTION

The AD7501 is an 8 channel analog multiplexer which switches one output to one of 8 inputs depending on the state of 3 binary inputs. An "enable" control allows for disconnecting the output regardless of the digital input states. The AD7502 is identical to the AD7501 except it has 2 outputs switched to two of 8 inputs depending on 2 binary inputs.

Both units are specified over a $\pm 10V$ range with a ± 12 to $\pm 15V$ operating range and without latch-up problems over the $\pm 15V$ range ($\pm 15V$ supplies). The digital inputs are TTL/DTL and CMOS logic compatible.

An extremely low quiescent power dissipation $(30\mu W)$ is achieved by combining unique CMOS (Complementary MOS) technology using the state-of-the-art double layer of interconnect and silicon nitride passivation techniques resulting in a highly reliable product.

TRUTH TABLES

	1	AD75	01	
A ₂	Α1	A ₀	E _N	ON
L	L	L	н	1
L	L	н	Н	2
L	н	L	н	3
L	Н	н	Н	4
н	L	L	н	5
н	L	Н	н	6
Н	н	L	Н	7
Н	н	Н	Н	8
х	Х	х	L	NONE

A ₁	A ₀	EN	ON
L	L	н	1&5
L	н	Н	2&6
н	L	н	3&7
Н	н	н	4 & 8
\mathbf{X}	х	L	NONI

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Telex: 924491 Cables: ANALOG NORWOODMASS



A2.30

SPECIFICATIONS (V_{DD} = +15V, V_{SS} = -15V unless otherwise noted)

PARAM	ETER (NOTE	E 1)	SWITCH	т _А (°С)	MIN	ТҮР	мах	UNIT	TEST CONDITIONS
ANALO	G SWITCH								
R _{ON}			ON	+25		170	300	Ω	$-10V \le V_S \le +10V$ $I_S = 1mA$
R _{ON} vs.	vs		ON	+25		20		%	$V_S = -10V$ to $+10V$ $I_S = 1mA$
RON VS.	Temperature		ON			0.5		%/°C	
∆R _{ON} be	tween Switch	nes	ON	+25		4		%	$V_S = 0V$
R _{ON} vs.	Temperature								$l_{S} = 1mA$
between	n Switches		ON			±0.01		%/°C	
		Commercial	OFF	+25		0.2	2	nA	
ls		commercial	OFF	0 to +75			50	nA	$v_{\rm S} = -10V, v_{\rm OUT} = +10V$
-3		Military	OFF	+25			0.5	nA	$V_{C} = \pm 10 V$ Vour = $\pm 10 V$
			OFF	-55 to +125			50	nA	•\$ = +10+; +001 = -10+
		Commercial	OFF	+25		1.0	10	nA	
	AD7501	Gonnierena	OFF	0 to +75			250	nA	
		Military	OFF	+25			5	nA	$V_{S} = -10V, V_{OUT} = +10V$
lout			OFF	-55 to +125			250	nA	and
		Commercial	OFF	+25		0.6	5	nA	$V_{S} = +10V, V_{OUT} = -10V$
	AD7502		OFF	0 to +/5			125	nA	"enable" low
		Military	OFF	+25			3	nA nA	
llour - l	c 1		 	+25			5	 	V 0
DICITAL	CONTROL	Politica din Kratik watala manang manan	<u>UN</u>	723		1940-1940-1940-1940-1940-1940-1940-1940-	J	1173	
DIGITAL	CONTROL								
V _{INL}				+25			0.8	v	
	AD7501J AD7502J			+25	4			v	SEE NOTE 2
V _{INH}	AD7501K AD7501S AD7502K AD7502S			+25	2.4			v	
IINL				+25		10		nA	
or		Commercial		0 to +75		100		nA	
I_{INH}		Military		-55 to +125		1		μA	
CIN				+25		3		pF	
DYNAMI CHARAC	C TERISTICS					and an			
TON				+25		0.8		<i>t1</i> 5	SEE TEST
TOFF				+25		0.8		μs	CIRCUIT 2
Cs		·	OFF	+25		5		pF	· · · · · · · · · · · · · · · · · · ·
COUT			OFF	+25		30		pF	
CSOUT			OFF	+25		0.5		pF	
C _{SS} betw	een any								
two switc	nes	ومتعقر أقراب والمراب ومطولا المسيدي	OFF	+25		0.5		pF	
POWER S	SUPPLY								
IDD (Qui	escent)		OFF	+25		0.01	100	μA	ALL DIGITAL
ISS (Quie	scent)		OFF	+25		0.01	100	μA	INPUTS LOW
IDD Iss			ON ON	+25 +25		0.2	0.5	mA u A	ALL DIGITAL
30 Million		ورارين والمحمد والمحمد والمتحاف والمحافظ				v.v1			in oroman

NOTE 1: See "Terminology" on page 6.

· .

NOTE 2: A pull-up resistor, typically 1-2kΩ, is required to make the AD7501J and AD7502J compatible with TTL/DTL levels. The maximum value is determined by the output leakage current of the driver gate when in the high state. Specifications subject to change without notice. . .

Applying the AD7501/AD7502

TYPICAL PERFORMANCE CURVES

1. R_{ON} AS A FUNCTION OF SWITCH VOLTAGE (V_S)



At Different Power Supplies

.

2. DIGITAL THRESHOLD VOLTAGE (V_{INH}, V_{INL})









At Different Temperatures



4. POWER DISSIPATION



Vs. Logic Frequency (50% Duty Cycle)

SWITCHING CHARACTERISTICS











ł





APPLICATIONS

The basic applications for the AD7501 and AD7502 are in single and differential signal multiplexing and demultiplexing circuits.

Most data acquisition systems have multiple data inputs coming from various transducers, signal conditioners, etc. This analog data is normally converted into digital format using A/D converters for further processing. Multiplexing the various data channels into one channel reduces the number of digital conversion products needed and saves space, power and money.

Figure 1 shows how eight data channels are reduced to a single channel which subsequently is converted into digital language using a sample/hold amplifier and an A/D converter. Additional channels can be multiplexed by using two or more AD7501's using the "enable" line to disconnect the output of those mul tiplexers which are not addressed.

Figure 2 shows the AD7502 multiplexing balanced data channels. Using an instrumentation amplifier such as the AD520 converts the differential signal into a single ended output. A sample/hold amplifier and A/D converter can subsequently be used for digitizing the analog information.

The AD7501/AD7502 are designed for the "analog world" where the standard power supplies are $\pm 15V$ and the signal range is $\pm 10V$ coming from op amps or other signal sources. The digital interface does not need any additional parts (K and S versions) and is directly compatible with standard TTL/DTL and CMOS gates, simplifying the circuit design.



Figure 1. 8-Channel Data Acquisition System



Figure 2. 4-Channel Differential Multiplexer

PIN CONFIGURATION





BONDING DIAGRAM



NOTE: Please consult the factory for additional chip information.

ABSOLUTE MAXIMUM RATINGS

V _{DD} - (to Gnd)				+17V
V _{SS} - (to Gnd)				-17V
Switch Voltage (to V _{SS}) .				+27V
Switch Current				10mA
Digital Input Voltage Range				V_{DD} to V_{SS}
Power Dissipation (package)				
up to +75°C	-			450mW
derates above +75°C at				6mW/°C
Operating Temperature .				-55°C to +125°C
Storage Temperature			•	-65°C to +150°C

CAUTION:

- 1. Do not apply voltages higher than V_{DD} and V_{SS} on any other terminal, especially when $V_{SS} = V_{DD} = 0V$ all other pins should be at OV.
- 2. The digital control inputs are zener protected. However, permanent damage can occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

TERMINOLOGY

R_{ON}:

RON vs. Temperature: △RON between Switches: RON vs. Temperature between Switches: Is:

IOUT:

IOUT - IS:

VINL: V_{INH}: C_{S} : COUT:

CS-OUT:

C_{SS}:

OUTLINE DIMENSIONS **16 PIN CERAMIC DIP**



NOTE LEAD NO.1 IDENTIFIED BY COLOR DOT OR NOTCH

Ohmic resistance between the output and an addressed input. RON drift over the temperature range.

Difference between the RON of any two switches.

Difference between the R_{ON} drift of any two switches.

Current at any switch input S1 through S8. This is a leakage current when the switch is open.

Current at the output. This is a leakage current when all switches are open (enable low).

Difference between the current going into terminal "S" and the current going out of terminal "out" when terminal "S" is addressed.

Digital threshold voltage for the low state.

Digital threshold voltage for the high state.

Capacitance between any open terminal "S" and ground. Capacitance between the output terminal and ground with all switches open (enable low).

Capacitance between any open terminal "S" and the output terminal.

Capacitance between any two "S" terminals.

ORDERING INFORMATION

AD7501J:	0 – +75°C
AD7501K:	0 - +75°C
AD7501S:	-55°C - +125°C
AD7502J:	0 - +75°C
AD7502K:	0 – +75°C
AD7502S:	-55°C - +125°C