

DANSK DATA ELEKTRONIK

ID-7018 STANDARD I/O MODULE
for the
ID-7000 MICROPROCESSOR SYSTEM

Marts 1976

04416

Aalborg Universitetscenter
Institut for Elektroniske Systemer
Laboratoriet
Strandvejen 19
9000 Ålborg

Author: Knud Arne Nielsen.

ID-7018 Standard I/O Module.

1. General Description.

The ID-7018 module connects two Programmable Peripheral Interfaces (PPI) type 8255 to the bus system in the ID-7000 Microprocessor System.

The PPI 8255 has 24 I/O pins, which can be programmed to be either input or output pins. The ID-7018 module contains two PPIs, the I/O pins of which are directly connected to the top connector of the module.

The two PPIs are in the following described as PPIO and PPI1.

Selected parts of the data sheet for the PPI 8255 are enclosed in this description.

1.1 Adressing.


The ID-7018 module uses eight of a total of 256 possible I/O addresses. ADR(7:3) is compared with a switch register on the card in position 09. ADR(2) determines whether PPIO or PPI1 is selected. PPIO is selected if ADR(2) equals zero. ADR(1:0) is used when addressing the individual PPIs, as described in the data sheet.


1.2 Interrupts.



The PPI can be programmed to give two different kinds of interrupts. The ID-7018 module can give four different interrupts. Each of the interrupts can be connected to an arbitrary interrupt level by means of straps in position 03 and 05 as shown in the diagram.

1.3 Reset.

System RESET in the ID-7000 Microprocessor System is connected to the reset pin on both PPIs through an inverter.

7018Standard I/O Module





0712	d7	27
0709	d6	28
0704	d5	29
0707	d4	30
0612	d3	31
0609	d2	32
0604	d1	33
0607	d0	34
1211	RD	05
1208	CSO	06
1311	WR	35
1108	RFS	35
A04	ADRI1)	08
A03	ADRI2)	09

T 26		
37	2412	
38	2409	
39	2405	
40	2402	
01	2312	
02	2309	
03	2305	
04	2302	
10	2212	
11	2209	
12	2205	
13	2202	
17	2112	
16	2109	
15	2105	
14	2102	
25	2012	
24	2009	
23	2005	
22	2002	
21	1912	
20	1909	
19	1905	
18	1902	
17		
8255		

37	2412		11 PA70	U
38	2409		08 PA60	17
39	2405		06 PA50	T
40	2402		03 PA40	16
01	2312		11 PA30	S
02	2309		08 PA20	R
03	2305		06 PA10	P
04	2302		03 PA00	N
10	2212		11 PC70	M
11	2209		08 PC60	H
12	2205		06 PC50	L
13	2202		03 PC40	10
17	2112		11 PC30	K
16	2109		08 PC20	J
15	2105		06 PC10	H
14	2102		03 PC00	F
25	2012		11 PB70	E
24	2009		08 PB60	5
23	2005		06 PB50	D
22	2002		03 PB40	4
21	1912		11 PB30	C
20	1909		08 PB20	3
19	1905		06 PB10	B
18	1902		03 PB00	2

0712	d7	27
0709	d6	28
0704	d5	29
0707	d4	30
0612	d3	31
0609	d2	32
0604	d1	33
0607	d0	34
1211	RD	05
1208	CSO	06
1311	WR	36
1108	RES	35
A04	ADR(1)	08
A03	ADR(0)	07

T26		
37	3012	→
38	3000	→
39	3005	→
40	3002	→
01	2912	→
02	2909	→
03	2905	→
04	2902	→
10	2812	→
11	2809	→
12	2805	→
13	2802	→
17	2712	→
16	2709	→
15	2705	→
14	2702	→
25	2612	→
24	2609	→
23	2605	→
22	2602	→
21	2512	→
20	2509	→
19	2505	→
18	2502	→

18

8255

07

11	PA71	p
08	PA61	35
06	PA51	n
03	PA41	34
11	PA31	m
08	PA21	33
06	PA11	l
03	PA01	32
11	PC71	k
08	PC61	j
06	PC51	h
03	PC41	f
11	PC31	e
08	PC21	27
06	PC11	d
03	PC01	26
11	PB71	c
08	PB61	b
06	PB51	a
03	PB41	Z
11	PB31	y
08	PB21	21
06	PB11	x
03	PB01	20

7018 Standard 3/8 Male

lodde-side	komponent-side		
A VCC	1	GND	
B PB10	2	PB00	
C PB30	3	PB20	
D PB50	4	PB40	
E PB70	5	PB60	
F PC00	6		
H PC10	7		
J PC20	8		
K PC30	9		
L PC50	10	PC40	
M PC70	11	PC60	
N PE00	12		
P PR10	13		
R PR20	14		
S PR30	15		
T PR50	16	PR40	
U PR70	17	PR60	
V	18		

lodde-side	komponent-side		
W		19	
X PB11	20	PB01	
Y PB31	21	PB21	
Z PB41	22		
a PB51	23		
b PB61	24		
c PB71	25		
d PC11	26	PC01	
e PC31	27	PC21	
f PC41	28		
h PC51	29		
j PC61	30		
k PC71	31		
l PR11	32	PR01	
m PR31	33	PR21	
n PR51	34	PR41	
p PR71	35	PR61	
r GND	36	VCC	

PROGRAMMABLE PERIPHERAL INTERFACE


- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with MCS™ -8 and MCS™ -80 Microprocessor Families

- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40 Pin Dual In-Line Package
- Reduces System Package Count

The 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt signals. The third mode of operation (Mode 2) is a Bidirectional Bus mode which uses 8 lines for a bidirectional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255 include bit set and reset capability and the ability to source 1mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A ₀ , A ₁	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
V _{CC}	+5 VOLTS
GND	0 VOLTS

8255 BLOCK DIAGRAM



SILICON GATE MOS 8255

8255 BASIC FUNCTIONAL DESCRIPTION

General

The 8255 is a Programmable Peripheral Interface (PPI) device designed for use in 8080 Microcomputer Systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state, bi-directional, eight bit buffer is used to interface the 8255 to the 8080 system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words and Status information are also transferred through the Data Bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU.

(RD)

Read: A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8080 CPU to "read from" the 8255.

(WR)


Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255.

(A₀ and A₁)

Port Select 0 and Port Select 1: These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Address Bus (A₀ and A₁).

8255 BASIC OPERATION

A ₁	A ₀	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	PORt A \Rightarrow DATA BUS
0	1	0	1	0	PORt B \Rightarrow DATA BUS
1	0	0	1	0	PORt C \Rightarrow DATA BUS
OUTPUT OPERATION (WRITE)					
0	0	1	0	0	DATA BUS \Rightarrow PORT A
0	1	1	0	0	DATA BUS \Rightarrow PORT B
1	0	1	0	0	DATA BUS \Rightarrow PORT C
1	1	1	0	0	DATA BUS \Rightarrow CONTROL
DISABLE FUNCTION					
X	X	X	X	1	DATA BUS \Rightarrow 3-STATE
1	1	0	1	0	ILLEGAL CONDITION



8255 Block Diagram

SILICON GATE MOS 8255

(RESET)

Reset: A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset" etc. that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A – Port A and Port C upper (C7-C4)

Control Group B – Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C


The 8255 contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

8255 BLOCK DIAGRAM



PIN CONFIGURATION

8255	
PA3	1
PA2	2
PA1	3
PA0	4
RD	5
CS	6
GND	7
A1	8
A0	9
PC7	10
PC6	11
PC5	12
PC4	13
PC0	14
PC1	15
PC2	16
PC3	17
PB0	18
PB1	19
PB2	20
PA4	40
PA5	39
PA6	38
PA7	37
WR	36
RESET	35
D ₀	34
D ₁	33
D ₂	32
D ₃	31
D ₄	30
D ₅	29
D ₆	28
D ₇	27
V _{CC}	26
PB7	25
PB6	24
PB5	23
PB4	22
PB3	21

PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A ₀ , A ₁	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
V _{CC}	+5 VOLTS
GND	0 VOLTS

SILICON GATE MOS 8255

8255 DETAILED OPERATIONAL DESCRIPTION



Mode Selection

There are three basic modes of operation that can be selected by the system software:

- Mode 0 – Basic Input/Output
- Mode 1 – Strobed Input/Output
- Mode 2 – Bi-Directional Bus

When the RESET input goes "high" all ports will be set to the Input mode (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 can remain in the Input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single OUTput instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Basic Mode Definitions and Bus Interface

Mode Definition Format

The Mode definitions and possible Mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.



Bit Set/Reset Format

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INT_E flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without effecting any other device in the interrupt structure.

INT_E flip-flop definition:

- (BIT-SET) – INT_E is SET – Interrupt enable
- (BIT-RESET) – INT_E is RESET – Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.


Operating Modes

Mode 0 (Basic Input/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "hand-shaking" is required, data is simply written to or read from a specified port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.



Mode 0 Timing

SILICON GATE MOS 8255


MODE 0 PORT DEFINITION CHART

A		B		GROUP A			GROUP B	
D ₄	D ₃	D ₁	D ₀	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT

MODE 0 CONFIGURATIONS


CONTROL WORD #0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	0




CONTROL WORD #2

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	1	0




CONTROL WORD #1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	1



CONTROL WORD #3


D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	1



SILICON GATE MOS 8255


CONTROL WORD #4

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	0	0




CONTROL WORD #8

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	0	0




CONTROL WORD #5

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	0	1




CONTROL WORD #9

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	0	1




CONTROL WORD #6

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	1	0




CONTROL WORD #10

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	0	1




CONTROL WORD #7

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	1	1



CONTROL WORD #11


D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	1	1



SILICON GATE MOS 8255


CONTROL WORD #12

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	0	0




CONTROL WORD #14

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	1	0




CONTROL WORD #13

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	0	1



CONTROL WORD #15

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	1	1



Operating Modes

Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

SILICON GATE MOS 8255

Input Control Signal Definition

STB (Strobe Input)

A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by the falling edge of the STB input and is reset by the rising edge of the RD input.

INTR (Interrupt Request)



A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the rising edge of STB if IBF is a "one" and INTA is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTA


Controlled by bit set/reset of PC₄.

INTB

Controlled by bit set/reset of PC₂.



Mode 1 Input



Basic Timing Input

Output Control Signal Definition

OBF (Output Buffer Full F/F)

The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the falling edge of the ACK input signal.

ACK (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by the rising edge of ACK if OBF is a "one" and INT is a "one". It is reset by the falling edge of WR.

INTE A


Controlled by bit set/reset of PC₆.

INTE B

Controlled by bit set/reset of PC₂.



Mode 1 Output




Basic Timing Output

SILICON GATE MOS 8255

Combinations of Mode 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.



Operating Modes

Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bi-Directional Bus I/O Control Signal Definition

INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Full)

The OBF output will go "low" to indicate that the CPU has written data out to Port A.

ACK (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

INTE 1 (The INTE Flip-Flop associated with OBF)

Controlled by bit set/reset of PC₆.

Input Operations

STB (Strobe Input)

A "high" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)


A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop associated with IBF)


Controlled by bit set/reset of PC₄.

SILICON GATE MOS 8255


MODE 2 AND MODE 0 (INPUT)




MODE 2 AND MODE 0 (OUTPUT)



MODE 2 AND MODE 1 (OUTPUT)



MODE 2 AND MODE 1 (INPUT)



Mode 2 Combinations

MODE DEFINITION SUMMARY TABLE

	MODE 0		MODE 1		MODE 2		MODE 0 OR MODE 1 ONLY
	IN	OUT	IN	OUT	GROUP A ONLY	GROUP B	
PA0	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA1	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA2	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA3	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA4	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA5	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA6	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PA7	IN	OUT	IN	OUT	↔↔↔↔↔↔↔↔	—	
PB0	IN	OUT	IN	OUT	—	—	
PB1	IN	OUT	IN	OUT	—	—	
PB2	IN	OUT	IN	OUT	—	—	
PB3	IN	OUT	IN	OUT	—	—	
PB4	IN	OUT	IN	OUT	—	—	
PB5	IN	OUT	IN	OUT	—	—	
PB6	IN	OUT	IN	OUT	—	—	
PB7	IN	OUT	IN	OUT	—	—	
PC0	IN	OUT	INTR _B	INTR _B	I/O		
PC1	IN	OUT	IBF _B	OBF _B	I/O		
PC2	IN	OUT	STB _B	ACK _B	I/O		
PC3	IN	OUT	INTR _A	INTR _A	INTR _A		
PC4	IN	OUT	STB _A	I/O	STB _A		
PC5	IN	OUT	IBF _A	I/O	IBF _A		
PC6	IN	OUT	I/O	ACK _A	ACK _A		
PC7	IN	OUT	I/O	OBF _A	OBF _A		

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs —

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs —

Bits in C upper (PC₇-PC₄) must be individually accessed using the bit set/reset function.

Bits in C lower (PC₃-PC₀) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.

INPUT CONFIGURATION							
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
I/O	I/O	IBF _A	INTE _A	INTR _A	INTR _B	IBF _B	INTR _B
GROUP A							GROUP B

OUTPUT CONFIGURATION							
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
OBF _A	INTE _A	I/O	I/O	INTR _A	INTE _B	OBF _B	INTR _B
GROUP A							GROUP B

Mode 1 Status Word Format

Mode 1 Status Word Format							
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
OBF _A	INTE ₁	IBF _A	INTE ₂	INTR _A	X	X	X
GROUP A							GROUP B

(DEFINED BY MODE 0 OR MODE 1 SELECTION)




Mode 2 Status Word Format

SILICON GATE MOS 8255


APPLICATIONS OF THE 8255

The 8255 is a very powerful tool for interfacing peripheral equipment to the 8080 microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a Microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the systems software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the Detailed Operational Description, a control word can easily be developed to initialize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the 8255.




SILICON GATE MOS 8255



Digital to Analog, Analog to Digital


Basic Floppy Disc Interface



Basic CRT Controller Interface

Machine Tool Controller Interface

SILICON GATE MOS 8255



Distributed Intelligence Multi-Processor Interface

SILICON GATE MOS 8255

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = +5\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage			.8	V	
V_{IH}	Input High Voltage	2.0			V	
V_{OL}	Output Low Voltage			.4	V	$I_{OL} = 1.6\text{mA}$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -50\mu\text{A}$ ($-100\mu\text{A}$ for D.B. Port)
$I_{OH}^{(1)}$	Darlington Drive Current		2.0		mA	$V_{OH} = 1.5\text{V}$, $R_{EXT} = 390\Omega$
I_{cc}	Power Supply Current		40		mA	


NOTE:

- Available on 8 pins only.


A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = +5\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
t_{WP}	Pulse Width of WR		250		ns	
t_{DW}	Time D.B. Stable Before WR		10		ns	
t_{WD}	Time D.B. Stable After WR		10		ns	
t_{AW}	Time Address Stable Before WR		25		ns	
t_{WA}	Time Address Stable After WR		10		ns	
t_{CW}	Time CS Stable Before WR		25		ns	
t_{WC}	Time CS Stable After WR		10		ns	
t_{WB}	Delay From WR To Output		200		ns	
t_{RP}	Pulse Width of RD		300		ns	
t_{IR}	RD Set-Up Time		50		ns	
t_{HR}	Input Hold Time		10		ns	
t_{RD}	Delay From RD = 0 To System Bus		200		ns	
t_{OD}	Delay From RD = 1 To System Bus		100		ns	
t_{AR}	Time Address Stable Before RD		25		ns	
t_{CR}	Time CS Stable Before RD		25		ns	
t_{AK}	Width Of ACK Pulse		100		ns	
t_{ST}	Width Of STB Pulse		100		ns	
t_{PS}	Set-Up Time For Peripheral		200		ns	
t_{PH}	Hold Time For Peripheral		10		ns	
t_{RA}	Hold Time for A ₁ , A ₀ After RD = 1		10		ns	
t_{RC}	Hold Time For CS After RD = 1		10		ns	
t_{AD}	Time From ACK = 0 To Output (Mode 2)		200		ns	
t_{KD}	Time From ACK = 1 To Output Floating		250		ns	
t_{WO}	Time From WR = 1 To OBF = 0		50		ns	
t_{AO}	Time From ACK = 0 To OBF = 1		200		ns	
t_{SI}	Time From STB = 0 To IBF		200		ns	
t_{RI}	Time From RD = 1 To IBF = 0		200		ns	

SILICON GATE MOS 8255




Mode 0 (Basic Input)




Mode 0 (Basic Output)


SILICON GATE MOS 8255



Mode 1 (Strobed Input)



Mode 1 (Strobed Output)



Mode 2 (Bi-directional)