

DANSK DATA ELEKTRONIK
ID-7037 32/16 K DYNAMIC RAM MODULE
for the
ID-7000 MICROPROCESSOR SYSTEM
NOVEMBER 1979

Author: Knud Arne Nielsen

1. INTRODUCTION.

The ID-7037 Dynamic RAM Module contains 32 k words of 8 bits divided into two independent memory banks of 16 K words each.

2. DESCRIPTION.

2.1 BANK SWITCHING.

In order to expand the addressing capabilities of 8080/8085 the memory module is equipped with the bank switching facility. This facility allows a bank to be enabled or disabled. When a bank is enabled it occupies space in the memory space and can be accessed by the CPU and various DMA units. When a bank is disabled it does not occupy space in the memory space and it cannot be accessed.

A memory bank is identified by a bank control address which is FC or FD and a bit number between 0 and 7. In this way it is possible to differentiate between 16 different memory banks.

A memory bank with bank control address AA and bit number n is enabled when the CPU performs an OUT AA instruction and bit number n in the data word is one. The bank is disabled if the bit number n is zero.

The control address and the bit number is called the bank address and should not be confused with the memory starting address of the bank.

A memory bank on the ID-7037 module contains 16 K words. Thus a bank can be placed four different places in the 64 K memory space of the 8080/8085.

The two memory banks are called bank 0 and bank 1. The memory starting address off the banks and the bank addresses are selected by means of two switch registers which are described below.

2.2 THE SWITCH REGISTERS.

A survey of the switch registers is shown in fig. 2. A switch is ON or a logic one when the red dot is visible.

2.2.1. DESCRIPTION OF SWITCH POS. 15.

The upper four bits control bank 0 and have the following functions:

BLD0: Bank logic disable.

When the switch is ON the bank switching logic is disabled which means that the bank is enabled, unless it is disabled by the following switch DISAB0.

DISAB0: Bank disable.

When the switch is ON the bank is disabled. When a bank is not installed on the module it should be disabled.

ADR(15:14): Memory starting address of the bank.

The bits select the memory starting address of the bank

The lower four switches in position 15 control bank 1 in the same way.

2.2.2. DESCRIPTION OF SWITCH POS 17.

The switch in pos 17 controls the functions that are common to both banks.

BPR: Controls whether the banks are enabled or disabled after RESET. When the switch is ON both banks are disabled after RESET. Notice: after POWER UP ~~both banks are disabled, and they cannot be enabled until 20 ms after POWER UP.~~

ADR(0): When the switch is ON the bank control address is FD. When the switch is OFF the bank control address is FC.

BITSEL(1:0): The two switches select two consecutive bits which enable/disable bank 0 and bank 1. In the table below is shown which bit controls bank 0 and which bit controls bank 1 for all four possibilities of BITSEL(1:0).

BITSEL(1:0)	bank 1	bank 0
00	7	6
01	5	4
10	3	2
11	1	0

Example:

Suppose ADR(0) is ON and BITSEL(1:0)=01.

The instructions

MVI A,20

OUT FD

will disable bank 0 and enable bank 1.

BITSEL(1:0): 00 01 10 11

DATA WORD:

00		01		10		11	
0	0	1	0	0	0	0	0

BIT NUMBER: 7 6 5 4 3 2 1 0

Bank 0 is enabled/disabled by an even numbered bit.

Bank 1 is enabled/disabled by an odd numbered bit.

3. THE HARDWARE.

ID-7037 is a dynamic memory module and demands some sort of refresh. This is usually done by ID-7038. The ID-7038 refreshes all the ID-7037 modules that are connected to the system bus.

Refresh is done every 14 microsecond. Each ID-7037 has its own refresh address counter while ID-7038 generates all the necessary control signals.

NOTICE: when the CPU is stopped the ID-7038 cannot refresh the memory, so do not stop the system when the dynamic memory should be refreshed by ID-7038.




Figure 1

SWITCH SURVEY

POS 15

BLDO
DISABO
ADR(14)
ADR(15)
BLD1
DISAB1
ADR(14)
ADR(15)


BANK 0



BANK 1

POS 17

BRP
ADR(0)
BITSEL(0)
BITSEL(1)

Figure 2





B19 BRAS

B21 REF

ENO

ENI


B20 BCAS


B23 WRITE

A23 MEMR



ENO

ENI








- X0 05
- X1 07
- X2 06
- X3 12
- X4 11
- X5 10
- X6 13
- RAS 04
- CAS 15
- WE 03



A3	ADR(0)	09	3242	
A4	ADR(1)	05		
A5	ADR(2)	07		
A6	ADR(3)	21		
A7	ADR(4)	23		
A8	ADR(5)	25		
A9	ADR(6)	27		
A10	ADR(7)	10		
A11	ADR(8)	06		
A12	ADR(9)	08		
A13	ADR(10)	20		
A14	ADR(11)	22		
A15	ADR(12)	24		
A16	ADR(13)	26		
B21	REF	01 02		01
B22	ROWEN	03		



98 → 50 (50-1) × 2
 0 1



Protective Circuit

Initialer/dato
KAN 790206

Side
13

Revideret

Projekt
7037

