ID-7042

dde

Serial Bus Module

ID-7000 System Dansk Data Elektronik ApS February 1978

Copyright: Dansk Data Elektronik ApS 1978.

1. General Description:

The ID-7042 Serial Bus Module is used to transmit and receive information from a maximum of 64 slave units (SU's) connected to one 5 wire cable. I/O-signals are CMOS-compatibel (:5V-+5V).

The principle of operation is as follows:

The module transmit a clock frame of 64 clock cycles on 2 balanced clocklines. The SU's on the cable are programmed to transmit and receive information in one specific clock cycle. Using both clock half-cycles, two bits of information can be tranferred between the ID-7042 module and the SU in one complete clock frame. To synchronize the SU's to the clock frame, a delay of a certain minimum time (depending of the SU-design) should be present between clock frames.

The clock rate of the clock frame can be strapselected to 1KHz, 2KHz, 4KHz and 8KHz.

During the clock frame, data are tranferred between the module and the CPU 16 times for 4 units each. The module contains a buffer register for data in either direction. The data tranfer between module and CPU can be interrupt driven or based on status polling. An overrun/underrun condition during a clock frame is detected and signaled to the CPU via the statusword.

A special output signal, AUX, is available for all the SU's connected to the module. Also a $\frac{+}{2}$ 5V powersupply for the SU's is available in the cable connector.

Appendix 1 contains a complete logic schematic of the module.

2. Programming Description.

2.1 Addressing. The module uses four concecutive I/0-addresses. The base address of the module is determined by a 6 bit switch-register on the module.

2.2 Output Functions.

<u>OUT 4n+0:</u> Data is tranferred from the CPU accumulator to the output buffer register of the module.

BU4	BU3	BU2	BU1	AU4	AU3	AU2	AU1
7	6	5	4	3	2	1	0
The data	element	s AUl, B	Ul are t	ransferi	ed to t	he first	SU in
a group	of four.	AU2, BU	2 to the	e next Sl	Jetc. T	he AU da	ta ele-
ment is	transfer	red in t	he first	clock h	nalf-cyc	le; the	BU ele-
ment in	the last	clock h	alf-cyc]	le. Execu	tion of	an OUT	4n+0 in-
structio	n, reset	s the RE	ADY flip	o-flop of	the mo	dule.	

<u>OUT 4n+1</u>: Execution of this OUT instruction starts a new clock frame. Before this, the data elements to the first 4 SU's should be loaded using the OUT 4n+0 instruction. The content of the accumulator is irrelevant when the OUT 4n+1 instruction is executed.

<u>OUT 4n+2</u>: This instruction loads the interrupt mask flip-flop, MASK, of the module. Furthermore the state of the output line, AUX, is determined:

7 6 5 4 3 2 1 0 bit 0: AUX 1: AUX-line is activat (+5V)	x
bit O: AUX l: AUX-line is activat (+5V)	- -
	ed
0: AUX-line is deactiv (÷5V)	ated
bit 1: not used	
bit 2: MASK 1: SID-interrupt enabl	ed
0: SID-interrupt disab	led

bit 7:3:not used

dde

OUT 4n+3: Not used, no function.

2.3 Input

IN 4n+0: This instruction transfers 8 data elements from the input buffer register of the module to the accumulator of the CPU.

BI4	BI3	BI2	BI1	AI4	AI3	AI2	AT1
		L	1				

All and Bll are data elements from the first SU in a group of four. Al2, Bl2 from the next etc. Al is transferred in the first clock half-cycle; Bl in the last clock half-cycle.

IN 4n+1: This instruction transfers the status register of the module to the accumulator of the CPU

	<u>IXI</u>		<u> </u>	X//////	DATAI	MASK	OE	READY
7		6	5	4	3	2	1	0
	bit	0:	READY	This stat	tus bit	is 1 if	the out	put
				buffer r	egister	of the r	nodule is	s way
				ready to	receive	data ar	nd the in	nput
				buffer re	egister	is loade	ed with d	lata
				elements	from th	e SU's#		
	bit	1:	OE	Overrun) when the ly by the	Error. I module e CPU du	'his stat is not s ring a c	tus bit i served co lock fra	is set prrect- ame.
				The statu	ıs bit i	s reset	when a r	new
				clock fra	ame is s	tarted.		
	bit	2:	MASK	This stat of the in module, a instructi	tus bit nterrupt as deter ion.	indicate mask fl mined by	es the co lip-flop 7 the OUJ	ontent of the 2 4n+2

⁺⁺ The first time the READY-flag is activated after starting the CLOCK-frame (using the OUT 4n+1 instruction) no data are present in the input buffer. At this time the output buffer register can be loaded with data elements for SU no.5,6,7 and 8.

3

dde

ID-7042 Serial Bus Module

bit 3: DATAI:

This status bit directly indicates the state of the data input line of the module:

DATAI=1 Data input line active(-5V)

DATAI=0 Data input line passive(+5V)

bit 7:4: undefined

IN 4n+2: Not used

IN 4n+3: Not used

2.4 Interrupt: The module has two interrupt sources: The READYinterrupt and the SID-interrupt. The READY-interrupt source is equal to the READY-flag of the module. The SID-interrupt is generated if the data input line is active and the MASK flip-flop is set. The state of the data input line is also available in the status word of the module. The interrupt sources of the module can be connected to the different interrupt request lines $\overline{IR(7:0)}$ using a 16 pin component board (fig.1). The interrupt sources are open collector, active low types, and may be "wire-or'ed" to other interrupt sources.

	(01	0	$\overline{IR(7)}$
READY	2 02	0	IR(6)
	03	0	IR(5)
	(04	0	IR(4)
	05	0	IR(3)
	06	0	$\overline{IR(2)}$
SID-MASK	07	0	IR(1)
	608	0	$\overline{IR(0)}$

fig. 1 Interrupt Strapping

4

3. Electrical Specifications.

3.1 Interface to Slave Units (SU's).

The interface to the slave units is performed via an onboard DE9S connector. The interface contains the following signals:

pin l: KLOK P	These lines contains the clock
pin 2: KLOK N	frame from the module. The signal
-	levels are OV and $-2V$, 180 degrees
	out of phase. Output impedance 100 .
pin 3: DATAO	This line transfer serial data
	from the module. The signal le-
	vels are -5V (line passive) and
	+5V (line active). Output impedan-
	ce 100-300Ω.
pin 4: DATAI	This line transfers serial data
	from the SU's to the ID-7042 module.
	The signal level should be nominel
	-5V, +5V corresponding to passiv
	line and -5V corresponding to an
	active line.
	The input threshold i OV. The module
	has a pull-up resistor of $lK \mathbf{\rho}$ to +5V.
	In this way, the input line could be
	driven by open collector outputs on
	the SU's driving the line to a nega-
	tive potential when active.
pin 5: -V	Negative supply optionally used by
	the SU's.
pin 6: GND	Ground reference of the interface.
pin 7: +V	Positive supply optionally used by
	the SU's.

pin 8: not used

dde

pin 9: AUX

This lines transfers the content of the AUX-flip-flop to the SU's. Signal levels as DATAO-signal.

To protect against shorts, the power supplies of the computer system are connected to the interface via two on-board fuses. The interface power supply may optionally be taken from lines B7 and B8 in the microcomputer bus system.

3.2 Timing.

Fig. 2 shows the timing relationships of the module. In this timing diagram Q_0 to Q_3 refers to an on-board counter. Q_1 is an on-board clock signal with the same clock rate and phase as the clock frame in the SU's.

The AU-information is shifted to the DATAO-line on first Q_0 and is sampled in the SU on $Q_1 \checkmark$. The BU-information is shifted to the DATAO-line on second $Q_0 \bigstar$ and sampled in the SU on $Q_1 \bigstar$. The AI-information is gated to the DATAI-line by the SU in the positive Q_1 clock half-cycle and sampled by the module on first $Q_0 \bigstar$. The BIinformation is gated to the DATAI-line by the SU in the negative Q_1 clock half-cycle and sampled by the module on second $Q_0 \bigstar$. Using a strap area on the module, the clock rate of Q_1 (and the SU-clock) can be selected to 1KHz, 2KHz, 4KHz and 8KHz.

6

66E









