DANSK DATA ELEKTRONIK <u>ID-7045 FLOPPY DISK CONTROLLER</u> for the ID-7000 MICROPROCESSOR SYSTEM November 1979 dde

# Author: Knud Arne Nielsen

#### 1. DESCRIPTION.

THE ID-7045 MODULE comes in two different versions X and Y depending upon the actual components installed on the module.

The X version controls a maximum of three 5" mini floppy disk drives, while the Y version controls a maximum of four 8" normal floppy disk drives. In both cases the drives may be single or dual headed and the recording method may be FM or MFM.

The key component on the ID-7045 module is the FD 1791 Floppy Disk Controller which is described in appendix 1.

#### 2. ADDRESSING.

The ID-7045 module uses eight addresses. When ADR(2)=0 the FD 1791 controller is addressed and ADR(1:0) selects the various registers in the FD 1791 controller as described in appendix 1. When ADR(2)=1 an external control register ECR(7:0) is addressed and ADR(1:0) is not used.

The address of the module is selected by a switch on the module. ADR(7:3) is compared with the switch register and if there is a match a card select signal is generated.

#### 3. EXTERNAL CONTROL REGISTER.

The external control register is named ECR. The bits in ECR have the following meaning:

ECR(1:0)	:	Selects the disk drive.
ECR(2)	:	Disables the disk drive.
ECR(3)	:	Motor ON; see comments below.
ECR(4)	:	Not used.
ECR(5)	:	Side.
ECR(6)	:	Single density.
ECR(7)	:	Not used.

Comments: If ECR(1:0)=11 no disk drive is selected in the X version. This is equivalent to ECR(2)=1. If ECR(3)=1 the motor is running in the X version while it is stopped in the Y version.

If a single sided diskette is placed in a dual headed disk drive you must use ECR(5)=0.

NOTICE: Data is complemented before ECR is loaded.

#### 4. PROGRAMMING.

The module allows DMA or non DMA transfers. When non DMA tranfers are used the program must read the status of the controller in order to determine if a new byte is ready to be transferred.

When selecting head stepping rate you must know the clock rate which is 1 MHz for the X version and 2 MHz for the Y version.

### 5. INTERRUPTS.

The module has two interrupt sources, INTRQ from the FD 1791 floppy disk controller and INTDMA form the DMA channel. INTRQ is described in appendix 1. INTDMA is active when the wordcount in the associated DMA channel equals zero. The interrupt INTDMA is cleared when you read the status of the controller or when you send a new command to the controller. By a strap on the module you can connect the interrupt source to the interrupt request lines IR(7:0).

Notice: You cannot use programmed interrupt driven data transfers as DRQ cannot be connected to IR(7:0).

# Version X: 5" Mini Floppy Disk Interface.

PIN

#### SINAL NAME

2	HEAD LOAD
4	•••••
6	READY
8	INDEX/SECTOR
10	DRIVE SELECT O
12	DRIVE SELECT 1
14	DRIVE SELECT 2
16	MOTOR ON
18	DIRECTION IN
20	STEP
22	WRITE DATA
24	WRITE GATE
26	TRACK 00
28	WRITE PROTECT
30	READ DATA
32	SIDE
34	•••••

Odd numbered pins: GROUND

Connector: 3M 3431-100 flat cable connector

4

		Version Y: 8	" Floppy Disk Interface.	
	PIN	٢	SIGNAL NAME	
	02			
	04		MOTOR OFF	
	06			
	08		LOI	
	10			
	12			
	14		SIDE 2	
	16		•••••	
	18		•••••	
	20		INDEX	
	22		READY	
	24			
	26		SELECT 0	
	28		SELECT 1	
	30		SELECT 2	
	32		SELECT 3	
	34		STEP IN	
17M	36		STEP	
	38		WRITE DATA	
	40		WRITE GATE	
	42		TRACK ZERO	
	44		WRITE PROTECT	
	46		READ DATA	
	48		•••••	
	50		•••••	

ODD numbered pins: Ground.

Connector: 3M 3433-100 flat cable connector.

5

# FD 179X-01 Floppy Disk Formatter/Controller Family

MESTERN DIGITAL

A

Т

1

 $\mathcal{O}$ 

#### FEATURES

EN CONTRACTOR & COLONAUTO

- TWO VFO CONTROL SIGNALS
- SOFT SECTOR FORMAT COMPATIBILITY

C

R

- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS IBM 3740 Single Density (FM)
  - IBM System 34 Double Density (MFM) READ MODE
- Single/Multiple Sector Read with Automatic Search or Entire Track Read Selectable 128 Byte or Variable length Sector
- WRITE MODE Single/Multiple Sector Write with Automatic Sector Search
- Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
   Double Buffering of Data 8 Bit Bi-Directional
   Bus for Data, Control and Status

   DMA or Programmed Data Transfers
   All Inputs and Outputs are TTL Compatible

   On-Chip Track and Sector Registers/Comprehensive
   Status Information

 PROGRAMMABLE CONTROLS Selectable Track to Track Stepping Time Side Select Compare

0

N

- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1793/4 HAS TRUE DAL LINES

# 179X-01 FAMILY CHARACTERISTICS

FEATURES	1791-01	1792-01	1793-01	1794-01
Single Density (FM)	X	Х	X	Х
Double Density (MFM)	X		Х	
True Data Bus			Х	Х
Inverted Data Bus	X	Х		
Write Precomp	X	Х	Х	Х
Window Extension	X	Х	Х	Х

#### APPLICATIONS

FLOPPY DISK DRIVE INTERFACE SINGLE OR MULTIPLE DRIVE CONTROLLER/ FORMATTER NEW MINI-FLOPPY CONTROLLER



#### FD179X SYSTEM BLOCK DIAGRAM

# GENERAL DESCRIPTION

The FD179X are MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as

#### PIN OUTS

possible with the computer interface, instruction set, and I/O registers being identical. Also, head load control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bidirectional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION					
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.					
19	MASTER RESET	MR	A logic low on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register.					
20	POWER SUPPLIES	Vss	Ground					
21		Vcc	+5V ±5%					
40 COMPLITED	INTERFACE:	VDD	+12V ±5%					
•	1							
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when CS is low.					
3	CHIP SELECT	ĊŚ	A logic low on this input selects the chip and ena- bles computer communication with the device.					
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when $\overline{CS}$ is low.					
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/ transfer data on the DAL lines under RE and WE control: A1 A0 RE WE					
			A1A0REWE00Status RegCommand Reg01Track RegTrack Reg10Sector RegSector Reg11Data RegData Reg					
7-14	DATA ACCESS LINES	DALO-DAL7	Eight bit inverted Bidirectional bus used for trans- fer of data, control, and status. This bus is receiver enabled by WE or transmitter enabled by RE.					
24	CLOCK	CLK	This input requires a free-running square wave clock for internal timing reference, 2 MHz for 8" drives, 1 MHz for mini-drives.					

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of an command and is reset when the STATUS register is
FLOPPY DIS	SK INTERFACE:		read or the command register is written to. Use 101 pull-up resistor to +5.
15	STEP	STEP	The step output contains a pulse for each step.
16	DIRECTION	DIRC	Direction Output is active high when stepping in active low when stepping out.
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occurring while Early is active (high) should be shifted early for write precompensation.
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user un- less interfacing to voice coil actuated motors.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged.
25	READ GATE	RG	A high level on this output indicates to the data separator circuitry that a field of zeros (or ones) has been encountered, and is used for synchroni- zation.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
* 27 - st - m	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEADLOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.
31	WRITE DATA	WD	A 250 ns (MFM) or 500 ns (FM) pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed re- gardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT VFO ENABLE	WF/VFOE	This input detects writing fault indications from the drive. When WG = 1 and $\overline{WF}$ goes low the current Write command is terminated and the Write Fault status bit is set. The $\overline{WF}$ input should be made inactive (high) when WG becomes inac- tive. When WG = 0, this pin functions as a VFO enable output. $\overline{VFOE}$ is made active when the head is fully engaged and data is being inspected off of the diskette.
34	TRACK 00	TR00	This input informs the FD179X that the Read/Write head is positioned over Track 00.
35.	INDEX PULSE	ĪP	This input informs the FD179X when the index hole is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This pin selects either single or double density op- eration. When $\overline{DDEN} = 0$ , double density is selected. When $\overline{DDEN} = 1$ , single density is selected. This line must be left open on the 1792/4

#### ORGANIZATION

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

Data Shift Register—This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

Data Register—This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register—This 8-bit register holds the track number of the current Read/Write head position. It is

incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

Sector Register (SR)—This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR)—This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.





Status Register (STR)—This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

CRC Logic—This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU)—The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

Timing and Control—All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1791/3 has two different modes of operation according to the state of  $\overline{\text{DDEN}}$ . When  $\overline{\text{DDEN}} = 0$  double density (MFM) is assumed. When  $\overline{\text{DDEN}} = 1$ , single density (FM) is assumed.

AM Detector—The address mark detector detects ID, data and index address marks during read and write operations.

#### PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD179X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and  $\overline{CS}$  is made low. The address bits A1 and A0, combined with the signals  $\overline{RE}$  during a Read operation or  $\overline{WE}$  during a Write operation are interpreted as selecting the following registers:

<u>A1-</u>	A0	READ (RE)	WRITE (WE)
0	0	Status Register	Command Register
0	1	Track Register	Track Register
1	0	Sector Register	Sector Register
1	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

# FLOPPY DISK-INTERFACE

The 1791 and 1793 have two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density. When the clock is at 2 MHz, the stepping rates of 3, 6, 10, and 15 ms are obtainable. When CLK equals 1 MHz these times are doubled. The 1792/4 operates in the single density mode only, with Pin 37 left open by the user.

#### HEAD POSITIONING

Five commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If TEST = 0, there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

The rates (shown in Table 1) can be applied to a Step-Direction Motor through the device interface.

Step—A 2  $\mu$ s (MFM) or 4  $\mu$ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.

**Direction (DIRC)**—The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12  $\mu$ s before the first stepping pulse is generated.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated.

Table 1. STEPPING RATES

С	LΚ	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DD	EN	0	1	0	1	х	x
R1	R0	TEST=1	TEST=1	TEST=1	TEST=1	TEST=0	TEST=0
0	0	3 ms	3 ms	6 ms	6 ms	184µs	368µs
0	1	6 ms	6 ms	12 ms	12 ms	190µs	380µ <b>s</b>
1	0	10 ms	10 ms	20 ms	20 m\$	198µs	396µ <b>s</b>
1	1	15 ms	15 ms	30 ms	30 ms	208µs	416µs

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred. Head Load Timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



HEAD LOAD TIMING

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as a status bit in Type I status.

In summary for the Type I commands: if h = 0 and V = 0, HLD is reset. If h = 1 and V = 0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h = 0 and V = 1, HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If h = 1 and V = 1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.

For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

#### DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by a special byte in the "ID" field. If this Sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01 then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table.)

For read operations, the FD179X requires RAW READ Data (Pin 27) signal which is a 250 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM. RG. is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations (WG = 0), the VFOE (Pin 33) is provided for phase lock loop synchronization. VFOE will go active when:

a) Both HLT and HLD are True

b) Settling Time, if programmed, has expired

c) The 179X is inspecting data off the disk

If  $\overline{WF}/\overline{VFOE}$  is not used, leave open or tie to a 10K resistor to +5.

#### DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM ( $\overline{DDEN} = 1$ ) and 250 ns pulses in MFM ( $\overline{DDEN} = 0$ ). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats. Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

# COMMAND DESCRIPTION

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

# Table 2. COMMAND SUMMARY

					BI	TS			
TYF	PE COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	٧	r,	·r.
1 -	Seek	0							r <sub>o</sub>
1	Step	0			u				
1	Step In	0			u				- 1
1	Step Out				U.				
11	Read Sector		·. · ·		m			-	
11	Write Sector				m				·
111	Read Address		:		0		-		~ 1
111	Read Track	A 910		·*. ··	0				
111	Write Track	1.181			1	Sec. 18.			
IV	Earce Interrrupt	1	0.2		1				

Note: Bits shown in TRUE form.

### Table 3. FLAG SUMMARY

TYPEICOMMANDS
h = Head Load Flag (Bit 3)
h = 1, Load head at beginning h = 0, Unload head at beginning
V = Verify flag (Bit 2)
V = 1, Verify on destination track V = 0, No verify
$r_1r_0$ = Stepping motor rate (Bits 1-0)
Refer to Table 1 for rate summary u = Update flag (Bit 4)
u = 1, Update Track register u = 0, No update

#### Table 4. FLAG SUMMARY

 TUNC 4. I LAG SUMMANT
TYPE II & III COMMANDS
m = Multiple Record flag (Bit 4)
m = 0, Single Record m = 1, Multiple Records
ac = Data Address Mark (Bit 0)
a <sub>0</sub> = 0, FB (Data Mark) a <sub>0</sub> = 1, F8 (Deleted Data Mark)
E = 15 ms Delay (2MHz)
E = 1, 15 ms delay
E = 0, no 15 ms delay
S = Side Select Flag
S = 0, Compare for Side 0 S = 1, Compare for Side 1
C = Side Compare Flag
C = 0, disable side select compare C = 1, enable side select compare

#### Table 5. FLAG SUMMARY

TYPE IV COMMAND	
li = Interrupt Condition flags (Bits 3-0)	
10 = 1, Not-Ready to Ready Transition 11 = 1, Ready to Not-Ready Transition 12 = 1, Index Pulse 13 = 1, Immediate Interrupt	
13 -10 = 0, Terminate with no Interrupt	

# TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (ron), which determines the stepping motor rate as defined in Table 1.

The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h = 1, the head is loaded at the beginning of the command (HLD output is made active). If h = 0, HLD is deactivated. Once the head is loaded, the head will remain engaged until the FD179X receives a command that specifically disengages the head. If the FD179X is idle (busy = 0) for 15 revolutions of the disk, the head will be automatically disengaged (HLD made inactive).

The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V = 1, a verification is performed, if V = 0, no verification is performed.

During verification, the head is loaded and after an internal 15 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the

then compared to the Track Register; if th and a valid ID CRC, the verification n interrupt is generated and the Busy reset. If there is not a match but there is an interrupt is generated, and Seek bit (Status bit 4) is set and the Busy s reset. If there is a match but not a valid CRC error status bit is set (Status bit 3), encountered ID field is read from the erification operation. If an ID field with a е cannot be found after four revolutions of the FD179X terminates the operation and errupt, (INTRQ).

, Step-In, and Step-Out commands contain flag (U). When U = 1, the track register is one for each step. When U = 0, the track te ot updated.

# RE (SEEK TRACK 0)

pt of this command the Track 00 (TROO) sampled. If TROO is active low indicating the ec Vrite head is positioned over track 0, the Track

Register is loaded with zeroes and an interrupt is generated. If TROO is not active low, stepping pulses (pins 15 to 16) at a rate specified by the riro field are issued until the TROO input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the TROO input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when MR goes from an active to an inactive state.

#### SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation





TYPE I COMMAND FLOW

takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by theraro field, a verification takes place if the V flag is on. If the u flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the rimo field, a



TYPE I COMMAND FLOW

verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the u flag is on, the Track Register is decremented by one. After a delay determined by the riro field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### **TYPE II COMMANDS**

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 12.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.

Sector Length Table				
Sector Length Field (hex)	Number of Bytes in Sector (decimal)			
00	128			
01	256			
02	512			
03	1024			

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0, a single sector is read or written and an interrupt is generated at the completion of the command. If m = 1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD179X will continue to read or write multiple records and update the sector register until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

If the Sector Register exceeds the number of sectors on the track, the Record-Not-Found status bit will be set.

The Type II commands also contain side select compare flags. When C = 0, no side comparison is made. When C = 1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag. If the S flag compares with the side number recorded in the ID field, the 179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.



#### TYPE II COMMAND

#### READ SECTOR

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and



#### **TYPE II COMMAND**

 GAP	ID	TRACK	SIDE	SECTOR	SECTOR	CRC	CRC	GAP	DATA	an a	CRC	CRC	
111	AM	NUMBER	NUMBER	NUMBER	LENGTH	1	2	11		DATA FIELD	1	2	
ID FIELD DATA FIELD													

In MFM only, IDAM and DATA AM are preceded by three bytes of A1 with clock transition between bits 4 and 5 missing.





the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

STATUS BIT 5		
1 0	Deleted Data Mark Data Mark	



TYPE II COMMAND

#### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the  $a_0$  field of the command as shown below:





The FD179X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated.

### TYPE III COMMANDS

#### READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The



TYPE III COMMAND WRITE TRACK

next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK ADDR	SIDE NUMBER	SECTOR ADDRESS		CRC 1	CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

### READ TRACK

Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. The accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated. RG is not activated during the Read Track command.

#### WRITE TRACK

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM.

# CONTROL BYTES FOR INITIALIZATION

DATA PATTERN	FD179X INTERPRETATION	FD1791/3 INTERPRETATION
IN DR (HEX)	IN FM ( $\overline{DDEN} = 1$ )	IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1* in MFM, Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, Clk = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM

\*Missing clock transition between bits 4 and 5

\*\*Missing clock transition between bits 3 & 4

# TYPE IV COMMAND

### FORCE INTERRUPT

This command can be loaded into the command register at any time. If there is a current command under execution (Busy Status Bit set), the command will be terminated and an interrupt will be generated when the condition specified in the 10 through 13 field is detected. The interrupt conditions are shown below:

- Io = Not-Ready-To-Ready Transition
- h = Ready-To-Not-Ready Transition
- I2 = Every Index Pulse
- la = Immediate Interrupt (requires reset, see Note)
- **NOTE:** If  $I_0 I_3 = 0$ , there is no interrupt generated but the current command is terminated and busy is reset. This is the only command that will enable the immediate interrupt to clear on a subsequent Load Command Register or Read Status Register.

# STATUS DESCRIPTION

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below:

			(BI	TS)			
7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	S0

Status varies according to the type of command executed as shown in Table 6.

# Table 6. STATUS REGISTER SUMMARY

	01111			WRITE	
EAD	READ	READ TRACK	WRITE SECTOR	TRACK	
ADDRESS	SECTOR		NOT READY	NOT READY	
EADY 0 F CERROR S DATA	NOT READY 0 RECORD TYPE RNF CRC ERROR LOST DATA DRQ	0 0 0 0 LOST DATA DRQ	WRITE PROTECT WRITE FAULT RNF CRC ERROR LOST DATA DRQ BUSY	WRITE PROTECT WRITE FAULT 0 0 LOST DATA DRQ BUSY	
	BUSY	BUSY	1		

MANDS
ANING anity when set indicates the drive is not ready. When reset it indicates that the drive bit when set indicates the drive is not ready input and logically 'ored' with MR.
a hind shit when set indicates the drive is not ready. When reset it indicates that MR. e by. This bit is an inverted copy of the Ready input and logically 'ored' with MR. en set, indicates Write Protect is activated. This bit is an inverted copy of WRPT ien set, indicates Write Protect is activated. This bit is an inverted copy of WRPT
tindiactor Write Project is activities
ten set, indicates the head is loaded and engaged. This bit is a logical "and" of set, it indicates the head is loaded and engaged.
ben set, the desired track was not verified. This bit is reset to 0 when updated.
hen set, the desired track was not vermed. The ca
Pencountered in ID field. Then set, indicates Read/Write head is positioned to Track 0. This bit is an inverted then set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the
then set, indicates Read/Write flead is peen one of the TROO input.
I in set, indicates index mark delected from a
input.
<ul> <li>input.</li> <li>input.</li> <li>When set command is in progress. When reset no command is in progress.</li> </ul>

ANING
This bit when set indicates the drive is not ready. When reset, it indicates that the Type II ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II is ready. This bit is an inverted copy of the drive is ready.
i ready. This bit is an inverted copy of the friendly input feady in a ready. and III Commands will not execute unless the drive is ready. and III Commands will not execute unless the drive is ready. A field address mark.
On Read Record: It indicates the fective type Write: It indicates a Write Fault. This ex-
reset when updated. When set, it indicates that the desired track, sector, or side were not found. This bit is
When set, it indicates that the desired trace, reset when updated. If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in f S4 is set, an error is found in one or more ID fields; otherwise it indicates error in f S4 is set, an error is found in one or more ID fields; otherwise it indicates error in
leset when op
f S4 is set, an erfor is round updated. Bata field. This bit is reset when updated. When set, it indicates the computer did not respond to DRQ in one byte time. This bit is When set, it indicates the computer did not respond to DRQ in one byte time. This bit is
This bit is a copy of the DRQ output. When out, the bit is reset to zero when op
dated.
Operation of the Brits of the dated dated. dated. When set, command is under execution. When reset, no command is under execution.

#### FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA control with a large amount of memory. When operating under DMA with limited amount of memory, formatting is a more difficult task. This is because gaps as well as data must be provided at the computer interface.

Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD179X raises the Data Request signal. At this point in time, the user loads the data register with desired data to be written on the disk. For every byte of information to be written on the disk, a data request is generated. This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation. For instance, in FM an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

#### IBM 3740 FORMAT-128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.

	and the second secon
NUMBER	HEX VALUE OF
OF BYTES	BYTE WRITTEN
40	FF
6	00
1 26*	FC (Index Mark)
20	FF 00
1	FE (ID Address Mark)
	Track Number
	Side Number (00 or 01)
	Sector Number (1 thru 1A)
	00 F7 (2 CRC's written)
1	EF
6	00
	FB (Data Address Mark)
128	Data (IBM uses E5)
27	F7 (2 CRC's written)
247**	FF

\*Write bracketed field 26 times

\*\*Continue writing until FD1791 interrupts out. Approx. 247 bytes.



IBM TRACK FORMAT

#### IBM SYSTEM 34 FORMAT-256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER	HEX VALUE OF
OF BYTES	BYTE WRITTEN
80	4E <sup>-1</sup> , the second
12	00
3	F6
1	FC (Index Mark)
<u>50</u> *	4E
3	00 F5
	FE (ID Address Mark)
	Track Number (0 thru 4C)
	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
	01
22	F7 (2 CRCs written)
12	4E 00
3	F5
1	FB (Data Address Mark)
256	DATA
1	F7 (2 CRCs written)
54	4E
598**	4E

 Write bracketed field 26 times
 \*\*Continue writing until FD179X interrupts out. Approx. 598 bytes,

#### 1. NON-IBM FORMATS

Variations in the IBM format are possible to a limited extent if the following requirements are met: sector size must be a choice of 128, 256, 512, or 1024 bytes; gap size must be according to the following table. Note that the Index Mark is not required by the 179X, with PLL lock-up time, motor speed variation, etc., adding additional bytes.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
*	6 bytes 00	12 bytes 00
		3 bytes A1
Gap III	10 bytes FF	24 bytes 4E
**	4 bytes 00	8 bytes 00
		3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

\*Byte counts must be exact.

\*\*Byte counts are minimum, except exactly 3 bytes of A1 must be written.

#### ELECTRICAL CHARACTERISTICS

#### MAXIMUM RATINGS

Vod With Respect to Vss (Ground	d) =15 to −0.3V
Max. Voltage to Any Input With Respect to Vss	=15 to -0.3V
Operating Temperature	0°C to 70°C
Storage Temperature	-55°C to +125°C

# **OPERATING CHARACTERISTICS (DC)**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{DD} = +12.0V \pm .6V$ ,

$$V_{ss} = OV, V_{cc} = +5V \pm .25V$$

VDD = 10 ma Nominal, Vcc = 35 ma Nominal

SYMBOL	CHARACTERISTIC	MIN.	TYPE.	MAX.	UNITS	CONDITIONS
IL LDL Viн ViL Voн Vol Pd	Input Leakage Output Leakage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Power Dissipation	2.6 2.8		10 10 0.8 0.45 0.5	μΑ μΑ V V V V V W	$V_{IN} = V_{DD}$ $V_{OUT} = V_{DD}$ $I_0 = 100 \ \mu A$ $I_0 = 1.6 \ m A$

# TIMING CHARACTERISTICS

 $T_{A}$  = 0°C to 70°C,  $V_{DD}$  = + 12V  $\pm$  .6V,  $V_{SS}$  = 0V,  $V_{CC}$  =+5V  $\pm$  .25V

#### READ ENABLE TIMING

- 1							
	SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
	TSET THLD TRE TDRR TIRR	Setup ADDR & CS to RE Hold ADDR & CS from RE RE Pulse Width DRQ Reset from RE INTRQ Reset from RE	0	400 500	500 3000	nsec nsec nsec nsec nsec	$C_L = 50 \text{ pf}$ See Note 6
	TDACC	Data Access from RE			300	nsec	$C_L = 50 \text{ pf}$
L	TDOH	Data Hold From RE	50		150	nsec	$C_L = 50 \text{ pf}$





WRITE ENABLE TIMING

# READ ENABLE TIMING

# WRITE ENABLE TIMING

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET THLD	Setup ADDR & CS to WE Hold ADDR & CS from WE	50 10			nsec	
TWE TDRR	WE Pulse Width	350			nsec -	
TIRR	DRQ Reset from WE INTRQ Reset from WE		400 500	500 3000	nsec nsec	See Note 5
TDS TDH	Data Setup to WE Data Hold from WE	250 40			nsec nsec	

# INPUT DATA TIMING:

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw tbc	Raw Read Pulse Width Raw Read Cycle Time	100 1600	200 2000		nsec	See Note 1,2
Ta Th	RCLK Duty (High)	800	2000		nsec nsec	See Note 3 See Note 4
TC	RCLK Duty (Low) RCLK Cycle Time	800 1600			nsec nsec	
Tx1 Tx2	RCLK hold to Raw Read Raw Read hold to RCLK	40 40			nsec nsec	See Notẽ 1



WRITE DATA TIMING

71.0 < 74.0 < -

	i i						,
	G: (ALL TIMES DOUBLE W	HEN CLK =	1 MHz)	MAX.	UNITS	CONDITIONS	
<b>TIMIN</b>	G: (ALL TIMES DOOL	MIN.	TYP.	IVIAA.		FM	
5	CHARACTERISTICS	2	500	550	nsec nsec	MEM	
	Write Data Pulse Width	450 150	200	250	µsec	FM MFM	
	Write Data	150	2		µsec	+CLK Error	
	Write Gate to Write Data		1 2,3, or 4		µsec nsec	MFM	
	- Jola Time	125	2,0,0		nsec	MFM	
		125				FM	
	Farly (Late) From		- 2		μseC μseC	MFM	
	Write Data Write Gate off from WD		<b>1</b>		μsec		]
NT C STATE	Write Gale on			a and a second			
							7
( Charles and					UNITS	CONDITIONS	-
LLANEO	US TIMING:	MIN.	TYP.	MAX.			
	CHARACTERISTIC	CARTER STATE	1 Constant	20000	nsec		
OL		230	250	1 -000	nse0	a la cao Note 5	
	Clock Duty (low) Clock Duty (high)	200 2 or 4			μse	C + CLKERHUP	<
<b>(</b> )2	Dille Uuuu		12		μse	c ]	
STP	Dir Setup to Step Master Reset Pulse Width	50			μse μse	SC DEE NOIS	
T R	Master Reserred	10					• 1
<b>P</b>	Index Pulse Width Write Fault Pulse Width						$\neg$
TWF						VIH:	
		1		TP \$			
	1bc				1	IP VIH	
				WI J	<u> </u>		
AW READ				NR L		VIA	
	<sup>1</sup> x1 T <sub>x2</sub>					- THB	
-						- 1970	
RCLK -	Ta Tb	-1			TCYC		
	Тс	-		CLK			
	•		1. 1		1100	(CD	
			-1		STEP IN		Innla
		NOMINAL		DIRC VOH		F TSTF	TSTP -
	TE MODE DDEN CLK T	1 1 2 1			F	j Du	
DISKET	MFM 0 2 MHz 2	μs 2μs 4μ	s	STEP -			
8″	FM 1 2 MHz 2	μs 2μs 4 μ		VOL		LLANEOUS TIMING	i
5"	FM 1 1 MHz 4	μs		-	MISCE		μs nominal
	INPUT DATA TIMI	NG		a thr sho	uld be 2 $\mu$ s	, nominal in MFM and $^{2}$ ble when CLK = 1 MH	Z.
NOTE			rmally	in FM.	Times doul	ble when $CLK = 1 MH$ h or low during RAW RE	EAD (Polanty
■ 1. Pu	ise width off unever pulse m	ay be any w	in both	A DOLK	may be ma		
10	U-SUU IIS within Window. II	pulles than'	200 NS	5. Times	double wh	hen clock = $1 \text{ MHz}$ .	
W	indows, then E = 2 MHz and	800 110		<b>V</b> <sup>2</sup>			
fo	MFM at CLK = 2 MmHz. Hz. Times double for 1 MHz.	ed for 8" MFN	۸.				
<b>2</b> . 1	or MFM at OER 1Hz. Times double for 1 MHz. 00 ns. pulses are recommende			19	- -		
-							-





7045-800619

i

Ē.

# dansk data elektronik aps



and an and an and a second





CONTRACTOR CONTRACTS

Bus Driver Data

Initialer/dato	Side
KAN 190518	4
Revideret	Projekt
	7045



henrik schouw reklame a-s - Form, 4505

e es danskoata elektronik egs Initialer/dato Side Floppy Disk Controller 6 KAN 790518 Revideret Projekt 7045 Y26 01 X10 sel O X12 Y28 02 sel 1 X14 Y30 7445 03 sel 2 sel3 Y32 04 05 31 06 DALO 03 15 07 02 14 09 13 DALI 10 05 04 12 11 DAL2 06 07 DAL3 08 09 MOO 3011 74LS373 DALY 12 13 SIDE DALS 15 14 3013 DALG DDEN 16 17 14 2037 19 DALT 18 01 0 OE 11 5R 1306

<u>e suanskuala elektronik aps</u>		
Floppy Disk Controller	Initialei/Gato KAN 790518	Side
rierry bien center	Revideret	Projekt
		1045



÷

ce a dansk data elektronik aps

Floppy	Disk	Controller
--------	------	------------

Initialer/dato	Side
KAN 790518	1-1
Revideret	Projekt
	7045



HLT 04 2023

henrik schouw reklame a-s - Form, 4505

# <u>i o g dansk dala elektronik aps</u>

		A REAL PROPERTY AND A REAL PROPERTY A REAL PRO	Initialer/dato	Side
FLOODU	Dick	Controller	KAN 790518	. 8
roppg	000	Controller	Revideret	Projekt
				7045



B34 B35

836

DMAACK(7)

dansk data elektronik aps

(

	elektronik aps	Initialer/dato	Side Projekt
		Revideret	
Kompon	ent liste		
16			
01	25136		
02	25136		
03	STRAPFELT		
04	N38		
05	65157		
06	8226		
07	8226		· · ·
08	1514		
03	5× DIL SWITCH	•	
10	1001-1005~10Ks2	,1006~1K2,10	007~148.
11	LS14		
12	1500		
/ 3	1508		
14	LS 3 2 3		
15	1574		
16	L 500		
17	5124		
18			
19	WD1691		
20	WD1791		
27			
29	1508		
30	5240		
and the second sec			the second of the second se

# dansk data elektronik aps

-

-

A weation Val	ta elektronik aps		Initialer/dato	Side
			Revideret	Projekt
37	N45			
32	65123			
33	1508			
34	1502			
3 5	NZZI			
36	N221			
R1	1 K	RC2	14.1.	ikke (or)
RZ	lok	RCI	monteres	10
R3	IOK	RTI	2k7	
R. 4	369	RTZ	2 K 7	
R. 5	10 K	RT3	447	
R 6	4202	RTY	monten	e, it he
RZ	1 K	RT S	33 K	
D.S.	monteves ikhe	CI	330 n F	
R9	10 K	C 2		(Meya)
RIO	10 K	CTI	56pF	
RII		CT 2	180pF	
RIZ	33.52	CT 3	68pF	
R13	0.52	CT 4	MONTER	ss ikke
R14	0.52	CTS	6,8F 7	Intal
R15	47K	CX I	IDONE	
R76	47 K	CX2	100nF	
RANG	TRIMMER 5K	C X 3	100 n F	
FILT	TRIMMER LOOK	C X 4	monter	e ikhe
R41-R4	15 150n			



9-94-1-**1**7-43













