

DANSK DATA ELEKTRONIK
ID-8530 CPU MODULE
and
ID-8538 REFRESH MODULE
for the
SPC-1 MICROCOMPUTER SYSTEM
April 1980

Author: Knud Arne Nielsen

1.1 DESCRIPTION OF ID-8530.

The ID-8530 CPU module is the CPU module in the SPC-1 micro-computer. The CPU module drives the address bus and generates all the necessary control signals except control signals for the dynamic RAM memory which are generated by ID-8538. The ID-8530 module works with the other modules in the ID-7000 series. In the SPC-1 it normally works with:

ID-7037:	32 K Dynamic RAM with bank switching.
ID-8538:	Refresh for the ID-7037 dynamic RAM.
ID-7045:	Floppy disk controller.
ID-7009:	DMA controller/Interrupt controller.
ID-7012:	4 port communication module.
ID-7018:	General purpose I/O module.

Appendix 1.1 is a listing of the signals in the SPC-1 bus for communication between modules.

The ID-8530 CPU module contains a 8085A-2 microprocessor and the following peripheral units:

- A. BOOT LOADER PROM.
- B. TIMER.

The ID-8530 CPU module is available in a 2.5 Mhz and a 5 Mhz version. It should be noted, that the memory timing requirements are different for the two versions.

1.2 THE 8085A-2 MICROPROCESSOR.

The 8085A-2 is the key component on the CPU module. It drives the address bus and generates all the necessary control signals.

The SOD output signal from the 8085A-2 is used in a special way which is described later.

The odd interrupt levels 5.5 and 6.5 are used by the communication ports on the ID-8538 module while level 7.5 is used by the timer on the CPU module. The odd interrupt level TRAP is used as a DEBUG CALL.

Appendix 1.2 is a data sheet including the instruction set for the 8085A-2.

1.3 BOOT LOADER PROM.

The CPU module contains an UV erasable PROM type 2708. The boot loader PROM is enabled when $ADR(15:10)=0$ and $SOD=0$. When the boot loader PROM is enabled the external memory modules are disabled.

During power up the reset signal is generated. This signal resets the CPU and all the modules connected to the SPC-1 bus. After power up SOD equals zero, and the CPU starts reading its first instruction in address zero. As SOD equals zero the instruction is read from the boot loader PROM.

The APU on the ID-8538 module is reset by the SOD signal inverted, so the program in the boot loader PROM cannot use the APU.

It is the responsibility of the boot loader program to reset the APU properly as described in the data sheet and to disable the PROM when the boot loader program has finished.

If the ID-8530 CPU MODULE is used in other configurations than the SPC-1, the function of the BOOT LOADER PROM may be disabled by connecting a strap between pin 6 and pin 7 on IC2. In this case the CPU operates on external memory modules independent of the state of the SOD signal.

1.4 TIMER.

The output frequency of the 8085A-2 is 5 Mhz or 2.5 Mhz depending on the version of the module. This signal is divided down by 8 decimal counters. Several outputs from these counters are connected to a socket position 35 on the module. See figure 1.1. The odd interrupt input RST 7.5 and the input SID is connected to the same socket. The time interval between interrupts is set in the following way:

The RST 7.5 input is connected to one of the timer outputs. Pin 16 of the socket is connected to one of the outputs x1, x2, or x5. The time interval between interrupts is the time shown in the figure multiplied by a factor which is 1, 2, or 5, when pin 16 is connected to x1, x2 or x5, respectively.

The SID input can be connected to one of the outputs from the counters. In this way the signal on the SID pin will be a symmetrical square wave with a time period which is equal to the time shown in the figure multiplied by the same factor as used when calculating the time between interrupts. By testing SID which is normally connected to a slow varying counter output it is possible to program a real time clock even if the interrupt system is disabled for a period of time so the program is unable to respond to all timer interrupts.

1.5 DEBUG CALL.

The odd interrupt level TRAP can be connected to a switch through a debouncing flip flop. When the switch is activated a TRAP interrupt is generated. The CPU stacks its instruction counter and fetches its next instruction from location 24 hex. This location should contain a jump instruction to the debug program. Notice that the TRAP interrupt cannot be disabled so the only reason why a debug call cannot be performed is that the jump instruction in location 24 has been destroyed.

2.1 DESCRIPTION OF ID-8538.

ID-8538 is used in the SPC-1 microcomputer together with ID-8530 CPU MODULE. It refreshes ID-7037 dynamic RAM modules and generates all the necessary control signals for memory read and write cycles.

Besides refresh circuitry the module contains the following peripheral units:

- Communication Port 0.
- Communication Port 1.
- Arithmetic Processing Unit.
- Baud Rate Generator.

2.2 REFRESH.

The refresh part of the ID-8538 module is invisible to the programmer. This means that the programmer do not have to concern himself about refresh af dynamic memory. Though it should be noted that refresh is performed every 14 microsecond. A refresh cycle takes 450 nanosecond.

2.3 COMMUNICATION INTERFACES.

The refresh module contains two programmable interfaces type 8251A. In the following text these will be referred to as port 0 and port 1.

In the SPC-1 microcomputer port 0 is normally used for the CRT terminal and port 1 is used for the printer.

The interface consist of:

RxD: Receiver data.
TxD: Transmitter data.
CTS: Clear to Send.
GND: Ground.

The baud rate can be strapped individually for port 0 and port 1. The interfaces to port 0 and port 1 are found in two 16 pin DIP sockets at the top of the module; see figure 2.2

Addresses and interrupt levels for port 0 and port 1:

	BASE ADDRESS	INTERRUPT LEVEL
PORT 0	E2	6.5
PORT 1	E4	5.5

The interrupt request is generated if TxRDY or RxRDY is true and the port has CLEAR to SEND.

Appendix 2.1 is a data sheet for the 8251A.

2.4 ARITHMETIC PROCESSING UNIT.

The refresh module contains an Arithmetic Processing Unit, APU. The APU is connected to the SPC-1 bus system through transceivers. The CPU module uses the APU in order to facilitate calculations with floating point numbers and to facilitate calculations of mathematical functions.

The base address of the APU is E8. The APU is not connected to the interrupt system.

The reset pin of the APU is not connected to the reset signal in the system bus. Instead it is connected to SOD inverted. SOD is an output pin from the 8085A-2. The APU is reset when SOD=0. For normal operation SOD should be 1.

Appendix 2.2 is a data sheet for the AD9511A APU used on the board.

2.5 BAUD RATE GENERATOR.

The refresh module contains a 16 MHz crystal controlled oscillator. The oscillator drives the 16 MHz clock lines in the SPC-1 bus. The signal from the oscillator is divided down to 2 MHz which drives the clock lines in the SPC-1 bus. The signal is divided further down to give the various baud rates for Port 0 and Port 1. The baud rates are selected by means of a strap at the top of the refresh module. The strapping possibilities are shown in figure 2.1. The baud rates are as shown in

the figure when the communication ports are programmed to divide by 16.

ID-8530 Figure 1.1

Initialer/dato

Side

Revideret

Projekt

Timer Interrupts

Counter outputs.	{	TRAP1	○	○	PIN 16
		GND	○	○	X1
		TRAP0	○	○	X2
		0.2	○	○	X5
		2.0	○	⊗	RST 7.5
		20.0	○	○	
		200.0	○	⊗	SID
2000.0	○	○			

Times measured in ms

Figure 1.1

The times shown are for the 5 Mhz version.
For the 2.5 Mhz version all times are multiplied by two.

ID 8538

Initialer/dato

KAN

Side

Revideret

Projekt

Position 39




figure 2.1

Communication Port Interface

Port 0 : Position 37; Port 1 : Position 38.




figure 2.2

SOLDER SIDE SIDE A	PIN NO.	COMPONENT SIDE SIDE B
+5V	1	GND
-5V	2	GND
ADR(0)	3	*MEMDISABLE*
ADR(1)	4	---
ADR(2)	5	---
ADR(3)	6	---
ADR(4)	7	ANALOG GROUND
ADR(5)	8	+15V ANALOG SUPPLY
ADR(6)	9	-15V ANALOG SUPPLY
ADR(7)	10	-12V
ADR(8)	11	*IR(0)*
ADR(9)	12	*IR(1)*
ADR(10)	13	*IR(2)*
ADR(11)	14	*IR(3)*
ADR(12)	15	*IR(4)*
ADR(13)	16	*IR(5)*
ADR(14)	17	*IR(6)*
ADR(15)	18	*IR(7)*
---	19	BRAS
WR	20	BCAS
OUTR	21	REF
INR	22	ROWEN
RR	23	WRITE
AFBR	24	*EOPIN*
---	25	*EOPOUT*


<SIGNAL NAME> : The signal is active low.

SOLDER SIDE SIDE A	PIN NO.	COMPONENT SIDE SIDE B
ABUSDISABLE	26	*DBUSDISABLE*
---	27	*HOLDR*
VENT	28	HOLDA
INT	29	*DMAACK(0)*
---	30	*DMAACK(1)*
---	31	*DMAACK(2)*
D(0)	32	*DMAACK(3)*
D(1)	33	*DMAACK(4)*
D(2)	34	*DMAACK(5)*
D(3)	35	*DMAACK(6)*
D(4)	36	*DMAACK(7)*
D(5)	37	*DMAREQ(0)*
D(6)	38	*DMAREQ(1)*
D(7)	39	*DMAREQ(2)*
OUTDMA	40	*DMAREQ(3)*
INDMA	41	*DMAREQ(4)*
---	42	*DMAREQ(5)*
RST 5.5	43	*DMAREQ(6)*
RST 6.5	44	*DMAREQ(7)*
RESET	45	---
---	46	---
SOD	47	O2
16Mhz	48	16Mhz
GND	49	+12V
GND	50	+5V

<SIGNAL NAME> : The signal is active low.

Appendix 1.3 : Logic schematic


ID-8530





ID-8530 SURVEY

Initialer/dato
KAN 790523
Revideret


Side 1
Projekt 7030-2










Initialer/dato	KAN 790719	Side	4
Revideret		Projekt	





READY KREDSLØB




Generering af styresignaler





Initialer/dato
KAN 79 07 19
Revideret


Side 6
Projekt





Initialer/dato KAN 790719	Side 7
Revideret	Projekt









Timer

Initialer/dato

KAN 790719


Side

11

Revideret

Projekt


Hemning jense af 415 B₂K.



Memory access


Initialer/dato
KAN 790601

Side 12
Projekt 8530




Input / Output

Initialer/dato KHN 790601	Side 13
Revideret	Projekt 8530



Appendix 2.3: Logic schematic

ID-8538





SURVEY ID-8538


Initialer/dato

Side


Revideret

Projekt






REFRESH TIMING



READ TIMING



WRITE TIMING

