

DANSK DATA ELEKTRONIK
ID-8530 5 MHZ CPU MODULE
for the
SPC-1 MICROCOMPUTER SYSTEM
November 1979

Author: Knud Arne Nielsen

dde

1. DESCRIPTION.

The ID-8530 CPU module is the CPU module in the 5 MHz SPC-1 microcomputer. The CPU module drives the address bus and generates all the necessary control signals. The ID-8530 module works with the other modules in the ID-7000 series. In the SPC-1 it normally works with:

- ID-7037: 32 K Dynamic RAM with bank switching.
- ID-8538: 5 MHz refresh for the ID-7037 dynamic RAM.
- ID-7045: Floppy disk controller.
- ID-7009: DMA controller.
- ID-7003: Interrupt priority module.
- ID-7012: 4 port communication module.
- ID-7018: General purpose I/O module.

The ID-8538 CPU module contains a 8085A-2 microprocessor and the following peripheral units:

- A. BOOT LOADER PROM.
- B. TIMER.

2. THE 8085A-2 MICROPROCESSOR.

The 8085A-2 is the key component on the CPU module. It drives the address bus and generates all the necessary control signals.

The SOD output signal from the 8085A-2 is used in a special way which is described later.

dde

The odd interrupt levels 5.5 and 6.5 are used by the communication ports on the ID-8538 module while level 7.5 is used by the timer on the CPU module. The odd interrupt level TRAP is used as a DEBUG CALL.

3. BOOT LOADER PROM.

The CPU module contains an UV erasable PROM type 2708. The boot loader PROM is enabled when ADR(15:10)=0 and SOD=0. When the boot loader PROM is enabled the external memory modules are disabled.

During power up the reset signal is generated. This signal resets the CPU and all the modules connected to the SPC-1 bus. After power up SOD equals zero, and the CPU starts reading its first instruction in address zero. As SOD equals zero the instruction is read from the boot loader PROM.

The APU on the ID-8538 module is reset by the SOD signal inverted, so the program in the boot loader PROM cannot use the APU.

It is the responsibility of the boot loader program to reset the APU properly as described in the data sheet and to disable the PROM when the boot loader program has finished.

dde4. TIMER.

The 8085A-2 is driven by a 10 MHz crystal. The output frequency from 8085A-2 is 5 MHz. This signal is divided down by 8 decimal counters. Several outputs from these counters are connected to a socket position 35 on the module. See figure 1. The odd interrupt input RST 7.5 and the input SID is connected to the same socket. The time interval between interrupts is set in the following way:

The RST 7.5 input is connected to one of the timer outputs. Pin 16 of the socket is connected to one of the outputs x1, x2, or x5. The time interval between interrupts is the time shown in the figure multiplied by a factor which is 1, 2, or 5, when pin 16 is connected to x1, x2 or x5, respectively.

The SID input can be connected to one of the outputs from the counters. In this way the signal on the SID pin will be a symmetrical square wave with a time period which is equal to the time shown in the figure multiplied by the same factor as used when calculating the time between interrupts. By testing SID which is normally connected to a slow varying counter output it is possible to program a real time clock even if the interrupt system is disabled for a period of time so the program is unable to respond to all timer interrupts.

dde5. DEBUG CALL.

The odd interrupt level TRAP can be connected to a switch through a debouncing flip flop. When the switch is activated a TRAP interrupt is generated. The CPU stacks its instruction counter and fetches its next instruction from location 24 hex. This location should contain a jump instruction to the debug program. Notice that the TRAP interrupt cannot be disabled so the only reason why a debug call cannot be performed is that the jump instruction in location 24 has been destroyed.


5MHz CPU

Initialer/dato

Side

Revideret


Projekt

Timer Interrupts






Times measured in ms * Med 5MHz krystal
skal tiderne ganges med 2.

Figure 1

5MHz CPU



Oversigt

Initialer/dato
KAN 790523Side
1
Revideret
Projekt
7030-2

DB(7:0)

RR
WR
INR
OUTR
AFBR
AFBR

| | | |
|-------|----|----|
| X-TAL | X1 | 01 |
| 10MHz | X2 | 02 |


| | |
|------|--------|
| SOD | 04 |
| 3510 | SID 05 |

| | |
|------|------------|
| TRAP | 06 |
| 3512 | RST 7.5 07 |
| | RST 6.5 08 |
| | RST 5.5 09 |


| | |
|------|---------|
| INTR | 10 |
| | INTA 11 |


| | |
|------|---------|
| HOLD | 39 |
| | HLDA 38 |

| | |
|---------|----------|
| RESETIN | 36 |
| | READY 35 |




| | | |
|------|--------------|----|
| 1828 | <u>A115)</u> | 02 |
| 1827 | <u>A114)</u> | 04 |
| 1826 | <u>A113)</u> | 06 |
| 1825 | <u>A112)</u> | 08 |
| 1824 | <u>A111)</u> | 11 |
| 1823 | <u>A110)</u> | 13 |
| 1822 | <u>A109)</u> | 15 |
| 1821 | <u>A108)</u> | 17 |
| 1819 | <u>AD(7)</u> | 03 |
| 1818 | <u>AD(6)</u> | 04 |
| 1817 | <u>AD(5)</u> | 07 |
| 1816 | <u>AD(4)</u> | 08 |
| 1815 | <u>AD(3)</u> | 13 |
| 1814 | <u>AD(2)</u> | 14 |
| 1813 | <u>AD(1)</u> | 17 |
| 1812 | <u>AD(0)</u> | 18 |
| 1404 | FALE | |





READY KREDSLØB



Initialer/dato
KAN 790719Side
5
Revideret
Projekt


Generering af styresignaler


Initialer/dato
KAN 790719Side
6


Revideret


Projekt


















3507 200 ms

3508 2 s

Lager access

| | | | |
|----------------|------------|---------|--------|
| Initialer/dato | KAN 790601 | Side | 13 |
| Revideret | | Projekt | 7030-1 |




Input / Output

Initialer/dato
KAN 790601

Revideret

Side

14

Projekt
7030-1

SPC-1 BUS SYSTEM.

dde

| SOLDER SIDE SIDE A | PIN NO. | COMPONENT SIDE SIDE B |
|-----------------------|---------|--------------------------|
| +5V | 1 | GND |
| -5V | 2 | <u>GND</u> |
| ADR(0) | 3 | <u>MEMDISABLE</u> |
| ADR(1) | 4 | --- |
| ADR(2) | 5 | --- |
| ADR(3) | 6 | --- |
| ADR(4) | 7 | ANALOG GROUND |
| ADR(5) | 8 | +15V ANALOG SUPPLY |
| ADR(6) | 9 | -15V ANALOG SUPPLY |
| ADR(7) | 10 | <u>±12V</u> |
| ADR(8) | 11 | <u>IR(0)</u> |
| ADR(9) | 12 | <u>IR(1)</u> |
| ADR(10) | 13 | <u>IR(2)</u> |
| ADR(11) | 14 | <u>IR(3)</u> |
| ADR(12) | 15 | <u>IR(4)</u> |
| ADR(13) | 16 | <u>IR(5)</u> |
| ADR(14) | 17 | <u>IR(6)</u> |
| ADR(15) | 18 | <u>IR(7)</u> |
| --- | 19 | BRAS |
| <u>WR</u> | 20 | BCAS |
| <u>OUTR</u> | 21 | REF |
| <u>INR</u> | 22 | ROWEN |
| <u>RR</u> | 23 | WRITE |
| <u>AFBR</u> | 24 | <u>EOPIN</u> |
| --- | 25 | <u>EOPOUT</u> |

? dyn. logic

MA

SPC-1 BUS SYSTEM.

dbe

| SOLDER SIDE SIDE A | PIN NO. | COMPONENT SIDE SIDE B |
|-----------------------|---------|--------------------------|
| <u>ABUSDISABLE</u> | 26 | <u>DBUSDISABLE</u> |
| --- | 27 | <u>HOLDR</u> |
| <u>VENT</u> | 28 | <u>HOLDA</u> |
| <u>INT</u> | 29 | <u>DMAACK(0)</u> |
| --- | 30 | <u>DMAACK(1)</u> |
| --- | 31 | <u>DMAACK(2)</u> |
| D(0) | 32 | <u>DMAACK(3)</u> |
| D(1) | 33 | <u>DMAACK(4)</u> |
| D(2) | 34 | <u>DMAACK(5)</u> |
| D(3) | 35 | <u>DMAACK(6)</u> |
| D(4) | 36 | <u>DMAACK(7)</u> |
| D(5) | 37 | <u>DMAREQ(0)</u> |
| D(6) | 38 | <u>DMAREQ(1)</u> |
| D(7) | 39 | <u>DMAREQ(2)</u> |
| <u>OUTDMA</u> | 40 | <u>DMAREQ(3)</u> |
| <u>INDMA</u> | 41 | <u>DMAREQ(4)</u> |
| --- | 42 | <u>DMAREQ(5)</u> |
| RST 5.5 | 43 | <u>DMAREQ(6)</u> |
| RST 6.5 | 44 | <u>DMAREQ(7)</u> |
| <u>RESET</u> | 45 | --- |
| --- | 46 | --- |
| SOD | 47 | ø2 |
| * 16M | 48 | * 16M |
| GND | 49 | +12V |
| GND | 50 | +5V |