MULTI PURPOSE MULTI PROCESSOR BOARD

DOCUMENT NO PRODUCT SPECIFICATION CR2000-/000--/00 CSD-MIC/005/PSP/0033

PREPARED BY HENNING SKOVLY HANSEN


AUTHORIZED BY GOTTLOB BORUP

C

DISTRIBUTION : ASM (5), GB, VS, HSH, EL, MBJ (2), FILE (2), KFL (4)

DATE	SIGNATURE	7
<u>1.1 1.111. 1573</u>	fls	2
•		
		•
717 - A - 71		÷=
3	•	

APPROVED BY:



<u>.....</u>

400-919

A

-1 -1 -

۲.

		CSD-MIC/005/P	
דית. דוזא	PURPOSE MULTI PROCESSOR BOARD	sign/date	page ii ·
		HSH/820219	project
MPMP	PRODUCT SPECIFICATION	TK/810501	
٦			<u>~</u>
*	· · · · · · · · · · · · · · · · · · ·	<u>ب</u> د	с. С
- 1		i .,	• • • • • • •
- ×	Table of content	~ š***	
		•	* * * *
\$	Scope	*	
			۹ *****
0.	Applicable Documents System Advantages	. ¹	
		۰ ۰ ۰ ۲ ۲ ۲	1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4
1.	Introduction	÷	• • • •
		х * ,	· · · ·
	1.1 Functional Summary	-	
	1.2 Block Diagram	м 7	· · ·
· ·*	1.2.1 Main Processor		مه ب
	L.2.2 Front Processor	•	5 / 5)
	1.2.3 Multibus Interface	***	`
	1.2.4 Multimodule Interface	• · · ·	* ; ÷
•	1.2.5 Bus Arbiter & Control	Logic	هي ^ع سر م ^{نا} م ^{مي} ع
÷	1.3 Mechanical Layout		10 A A
۶.		· ~	الجم روانه مو 1
2	Interface Specifications	•	
24 B	THREFIACE PRECIFICATIONS	۰۰, ۲	**** ***
~ * ,		•	. —
	2.1 Multibus Interface	¥	
*	2.1.1 Signal Specification		
	2.1.2 Electr. Specification		v <u>⊨</u>
- - A	2.1.3 Mech. Specification		
•	2.2 Multiboard Interface	4. (1) 4. (1)	
	2.2.1 Signal Specification	• **	•
<u>.</u>	2.2.2 Electr. Specification		
	2.2.3 Mech. Specification	1	. ,
2	2.3 Floppy Disc Interface	<u>.</u>	• •
	2.3.1 Signal Specification	2 / /	ه <u>۱</u>
•	2.3.2 Electr. Specification		.
•	2.4 Line Communication Interface		
۰. ۲.	1. z	•	
	2.4.1 Signal Specification	× *	* <u>-</u>
4 ¹	2.4.2 Electrical Specificati	on	4
* e ç	2.4.3 Mech. Specification		
	2.5 Boot Load PROM		۰۰ ج
- + ;	2.5.1 Signal Specification	· ·	ې چې کې مړينې کې کې د
	·		-

1

7

.. •

۰.

۲

, K

• 5

Ó

é

, O

×

0

•		CSD-MIC/005/	Inane
	MULTI PURPOSE MULTI PROCESSOR BOARD	HSH/820219	
0	MPMP PRODUCT SPECIFICATION	replace TK/810501	project
3			· · · · · · · · · · · · · · · · · · ·
٤4			× * , , , .
	2.5.2 Electr. Specification		
	2.5.3 Mech. Specification	° i	* *
· · ·	2.6 Mathematic Co-processor	-	· · · ·
	2.6.1 Signal Specification		3
	, 2.6.2 Electr. Specification	s ¹ ,	مر می می چو مرجع می می می
•	2.6.3 Mech. Specification	≻	
•		w.	ج. ۱,
۰.	3. Operation		5. A 5.
••		* t	the second second
\bigcirc	3.1 Address Map		
	3.2 Map Function		ام ^د
1 1 1	4. Options	*	· · · · · · · ·
, * •		4 *	
من ا	4.1 Multimodules	* * :	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
	4.1.1 TDX-Interface	*	*** %
:	4.1.2 PAM Interface	۰.	* *
* *	4.1.3 UPI Interface 4.1.4 Line Communication Int		n.
	4.1.4 Line Communication int 4.2 Battery Back-Up	, ,	1. 1. 1. 1.
	4.2 Ballery Back-Up	۳ ۳	
	5. Power Specifications	م م م م	
ية. بە ب	J. IOWEL OPECIFICATIONS	¢	1° ý
	6. Environmental Specifications	,	
· · ·		•	
			2
• • • • • • • • • • • • • • • • • • •		a*	ž
	The following names used in this o	document are	· · ·
ş	trademarks of INTEL:	2. 2.	
*			× 2
۰ ^۲	MULTIBUS, MULTI MODULE, SBC,	iSBX	· · ·
•			5 "
.e5			
-		• •	×.
		`	
\sim		· · · · · · · · · · · · · · · · · · ·	a an
• •			• •
		,	~
ĸ			*
,	• ,		

					1	sion/date	page	
	MULTI	PURPOSE	MULTI PROCESSOR	BOARD	1	HSH/820219	1.	2
1	MDMD	DODUCE	CDECTETCARTON		•	replace	project	
	MPMP	PRODUCT	SPECIFICATION	·		TK/810501		
- г						· · · · · · · · · · · · · · · · · · ·		

Scope

... ()

The scope of this document is to specify the interface characteristics of the Multi Purpose Multi Processor Board ($(MP)^2$) which is a general microcomputer board interfacing to MULTIBUS (Intel) and to a wide range of communication and storage systems as TDX-Bus, PAM lines, UPI lines, Floppy Discs, communication I/F etc.

The document specifies only the hardware and that part of the firmware which includes address decoders, state controllers etc., while software is outside the scope of this specification.

•

	MULTI PURPOSE MULTI PROCESSOR BOARD	HSH/820219	2 ³	
\bigcirc	MPMP PRODUCT SPECIFICATION	TK/810501	project	-

Applicable Documents

TBS

• *

۰.

Ö

 \bigcirc

0

· _ . ·

•

. . . .

MULTI PURPOSE MULTI PROCESSOR BOARD MPMP PRODUCT SPECIFICATION

0.

	• •		
Ì	sion/d=+-	page	•
1	HSH/820219	- 3	
	replace .	project	
	TK/810501	4	

SYSTEM ADVANTAGES

The Multi Purpose Processor, (MP)² card, is a standard micro computer module designed and manufactured, by CHRISTIAN ROVSING A/S (CRAS).

The module is a highly integrated single card, dual processor micro computer system with a wide range of on-board interfaces and options, which makes it expandable to meet application requirements ranging from very small to very large systems.

- Mechanically and electrically compatible with INTEL'S SBC boards, making the single board multiprocessor ((MP²)) share a large no. of commercially available packing and power supply options with INTEL's multibus boards (SBC).
- Standard INTEL Multibus Interface (IEEE796) making the single board multiprocessor expandable with standard Multibus boards, (available from INTEL and hundreds of commercial vendors); such as Parallel I/O. Analog interface boards, memory boards, processor boards, hard disc interface, etc.
- (MP²) highly compatible with CRAS standard communication interfaces (LTU), making communications S/W (Protocols) interchangeable.

	MULTI PURPOSÈ	MULTI PROCESSOR BOARD	sign/date HSH/820219	page 4
÷ .	MPMP " PRODUCT	SPECIFICATION	TK/810501	project *

On-board connectors and Multimodule I/F for expansion with up to 3 standard INTEL iSBX Multimodule or CR custom interface modules

The (MP)² may be installed with two processors, one processor (8088 or 280) or without any processors as a general memory and input/output board.

The Main Processor (8088) may be extended with on-board mathematic co:-processor (8087).

On-board RAM 128 K byte, divided as 64 K byte local RAM on each of the two processors, and globally the total 128 K RAM is accessible by both processors.

PROM area (standard 4 or 8 K byte) may be extended with on-board standard INTEL or CR custom PROM extension card to max. 64 K byte.

On-board Floppy Disc interfaces for up to four floppy disc drives.

Two on-board serial interfaces, one limited (terminal) and one full modem interface capable of synchroneous/asynchroneous operation with HDLC, SDLC, BSC etc.

4 - 1 7-1	MULTI PURPOSE MULTI PROCESSOR BOARD	sign/date HSH/820219	page
)	MPMP PRODUCT SPECIFICATION	TK/810501	project

On-board TDX or X-net interface, by CR custom interface module.

On board UPI OF PAM serial process control interface and drivers, by CR Custom interface module each capable of handling 2 UPI or PAM lines, making hybrid systems combining UPI and PAM circuits possible.

	sign/date	page
MULTI PURPOSE MULTI PROCESSOR BOARD	ISH/820219	6
MPMP PRODUCT SPECIFICATION	replace TK/810501	project

INTRODUCTION

The Multi Purpose Multi Processor ((MP)²) specified in this document is a high performance dual microcomputer configured with a Multibus interface by which the module may communicate with slavemodules as well as master modules.

The two microcomputers are configured as general microcomputers with common access to all on board in- output devices, to the Multibus and to all on board memory, except for that part of each processors memory being reserved to contain its program code, which optionally can be protected via the address decoder.


Both computers may be equipped with up to 64 K memory (Dynamic RAM) which all may be battery backed up to ensure no data loss during Power failures.

To obtain the highest degree of expandability the internal bus structure $((MP)^2$ Bus) is connected to three 36 pin on board connectors to which Multimodules and CR custom interface modules may be plugged in.

To control the Multibus $(MP)^{\frac{2}{2}}$ Bus and its interfaces a central Bus Control And Arbiter Logic is implemented.

A PROM area is interfaced to the (MP)² Bus. This area is normally only accessed during a boot load procedure or after a system-reset when the programs for builtin-test are accessed. This PROM area is 4K Byte bus is extendable to 64K by use of a small on board extension board.

3



 \bigcirc

Ä

()

C

:	•.	\checkmark	÷ •	-	
· 0	······································	÷ •	:	4 1	
ور • میرد • •	ب ب ب	• • •		* •. * •	
	Picht Critiscus BOAD Hulth 10-POC	HULTHOUVE,			
s.		· ·	- -		
-	τ.	· · ·		,	* . * *
	NT2	-	· · ·	T	
0.	(MP) ² Onboard Extension Overview	Totale 97-62-69 Drawn TK/JFL Parts no	A5210411d	10.110 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 32-0306
•	· · · · · · · · · · · · · · · · · · ·	Pret no	Sinnet 1 of 1 shoets		······································

CSD-MIC/005/PSP/0033.

MULTI PURPOSE MULTI PROCESSOR BOARD	•.	HSH/820219	page	9	*	- -
MPMP PRODUCT SPECIFICATION		TK/810501	project		**	-

Functional Summary

This brief functional description is based on the block diagram on fig. 2. The description handles only special interfaces and conditions as the (MP) is designed ot be a simple general microcomputer with bidirectional access to a common bus system. All referred circuits are implied to be wellknown by the reader and only the HW interfaces and the addresses are included in this document.

The real performance of this module will not be obtained without an operating system controlling the interface between the two systems and the use of all . common addressable devices as the DMA, the MAP register etc. by f.x. semaphore protection technics.

]

1.2


1.1

Block Diagram

Fig. 2 shows the (MP)² Block Diagram containing common internal husstructure called (MP)² - Bus interfacing to following logic functions:

- o Main Processor
- o Front Processor
- o Multibus Interface
- o Multimodule Interface
- O Bus Arbiter & Control Logic
- o Boot Load Prom

The following sections describe briefly the functions and control of these logic blocks.



•.	MULTI	PURPOSE	MULTI	PROCESSOR	BOARD	sign/dato HSH/820219	side	11	
	MPMP	PRODUCT	SPECII	FICATION -		erstatter TK/810501	projekt		

Main Processor

The Main Processor is a microcomputer with its own local bus, 8 bit data bus and 20 bit address bus allowing control of 1 MByte memory.

The Main Processor consists of a CPU (18088), an interrupt controller (18259), a 16/64K Ram-memory with parity control and a (MP)²-bus interface. Refresh and control of the memory is automatic generated by the Ram interface circuit.

1.2.1.1 <u>CPU</u>

1,2.1

The CPU is configured in "Maximum Mode" for a well' defined multiprocessor control via a handshake sequence. Following pin configurations of the CPU must be observed :

Reset is activated by the Power Control Logic when the power supplies are below the defined levels and kept active about 40 msec after the levels have been re-established.

Reset may be supplied to, or activated from the multibus. See sect. 2.1.

<u>NMI</u> is activated by a parity error, by time out during (MP)²-bus access, by a watchdog alarm, or by Power Fail interrupt. NMI is ored together with NMI on Front Processor.

1.2.1.2 Interrupt Controller

The Interrupt Controller (i8259A) is controlling following interrupts, all supplied from the Front Processor.

IR0 : INT MBT Interrupt from Multibus Interface
IR1 : Floppy Disc Controller

CSD-MIC/005/PSP/0033 -

MULTI	PURPOSE	MULTI PROCESSOR	BOARD		sign/date HSH/820219	page	12	
MPMP	PRODUCT	SPECIFICATION	• .		TK/810501	project	т. _н .	
		•		· · ·	-	<u> </u>		—

	. • •	IR2		CHANNEL () from PIT (8253)	
٠		IR3		INTMP	INTERRUPT FROM FRONT PROCESSOR	
		IR4 <	:	N.C.	· •	•.
		IR5	:	MINTRO	MULTIMODULE I/F - 0	••
•		IR6	` :	MINTR1	MULTIMODULE I/F - 1	
1		IR7		MINTR2.	MULTIMODULE I/F - 2	
			•	4 .	1 4	

Front Processor

The Front Processor is a microcomputer with its own local bus, 8 bit databus and 16 bit address bus extended during global access with a 4 bit MAPregister.

The Front Processor consists of a CPU, a 16/64K RAMmemory with parity control, a (MP)²-Bus interface, a timer, a DMA and some in- output circuits.

1.2.2.1 <u>CPU</u>

1.2.2

The CPU is a Z80A on which following pin connections must be observed:

<u>Reset</u> is activated by the Power Control Logic when power supplies are below the defined levels and kept active about 40 msec after the levels have been re-established.

Reset may be supplied to, or activated from the Multibus.

<u>NMI</u> is activated by a parity error, by timeout during (MP)²-bus access, by watchdog alarm or by Power Fail interrupt. NMI to FP and MP are ored together.

1.2.2.2 <u>CTC</u>

The Timer-circuit (Z80-CTC) is configured as timer and interrupt controller as follows :

J

••

	· · · · ·	CSD_MIC/005	/PSP/0033
	MULTI PURPOSE MULTI PROCESSOR BOARD	sign/dato HSH/820219	aide 13
$\overline{\mathbf{O}}$	MPMP PRODUCT SPECIFICATION	erstatter	projekt
		TK/810501	<u> </u> ·
			·
	CHO : Interrupt from DMA (EOP)	,	
	CHI : Floppy Disc-interrupt	, :	
•	CH2 : Software Timer.		
	CH3 : Interrupt from Mainproce		* .
	-Jumper Possibility for		· ·
	from Multibus Interface	instead of.	the interrupt
4	from the Mainprocessor.		2 ⁴¹ -
			۳ پر ۲
	1.2.2.3 <u>DMA</u>		4
\mathbf{O}		<i>c</i>	· · · ·
	The DMA controller Am9517A is co	ntigured as	follows:
·.,	CHO : Floppy Disc controller.		
	CH1 :	N	د _و
			•
•	CH2 : Z80-SIO channel A.		
	CH3 : Z80-SIO channel B.	•	
•			
	CHO and CHL are also used during	memory to m	emory
7-	transferes.		• • • •
\circ	· · ·		
	The DMA programming: 1. Normal	timing	4
	2. Late wr	ite	
	3. DREQ ac	tive high	~
•	4. DACK ac	tive low	•
**			
	1.2.2.4 <u>SIO</u>		
3			
	The line communication interface		
	dualized serial interface with V	24/V28 drive	rs/re-
	,		c.
* .		¥	
· 0		** **	
	· · ·		
• •	*		

•

, X

<u>م</u>

· ·

CSD-MIC/005/PSP/0033	CSD-MIC.	/005	/PSP/	0033
----------------------	----------	------	-------	------

MULTI PURPOSE		ISH/820219	page .	-4
MPMP 'PRODUCT	SPECIFICATION	replace TK/810501	biolečt ^s	

Further specification of the interface is found in section 2.4.

Channel A : Extended Line Communication Interface. Channel B : Limited Line Communication Interface.


The Z80-SIO may be serviced by one DMA channel per serial interface, receive or transmit direction selected by software, or it could be serviced in an interrupt or polling scheme.

1.2.2.5 PIT 8253


ceivers.

Channel 0:	Interrupt to Main Processor Bus Time For (8259A interrupt line 2) MP ² bus.
Channel 1:	Baudrate generator to Channel A.
Channel 2:	Baudrate generator to Channel B.

Input frequency to the PIT is 1,25 MHz.



"1" non invert AF15



To extend the area addressed directly by Front Processor and DMA, a tripple MAP register is implemented. The control of these registers is rather complicated and must be executed under semaphore protection by a general operating system. (See sect. 3.1).

MULTI PURPOSE MULTI PROCESSOR BOARD	•	HSH/820219	17 .	•
MPMP PRODUCT SPECIFICATION		replace TK/810501	project .	•

1.2.2.7 Floppy Disc. Controller

A general floppy disc. controller (WD 1797 or 1793) has been implemented for accessing one to four single or double density, single or double sided, 8" or 51/4" floppy disc. drives.

The controller is connected to a DMA channel and to an interrupt-input of the Front Processor which means that data transfers are normally controlled by this processor.

1.2.2.8 Interrupt Priority

The Z80-CTC and Z80-SIO is connected in a daisy chain interrupt structure where the Z80-CTC has highest priority.

1.2.3 <u>Multibus Interface</u>

The structure of the Multibus is built upon the masterslave concept where the master device in the system takes control of the Multibus interface and the slave device upon decoding its address, acts upon the command provided by the master. Multimasters are allowed to interface the Multibus, controlled by a simple arbitor/grant technic.

The (MP)² Multibus interface is provided to act as master or as an intelligent slave on the Multibus addressing 1M byte on an 8-bit databus structure. The interface is buffered and controlled according to the multibus specifications. (sect. 2.1.)

MULTI	PURPOSE	MULTI PROCESSOR	BOARD	4	; ~	H5H/820219	page	18 -
MPMP	PRODUCT	SPECIFICATION '				TK/810501	project	

Multimodule Interface

On the (MP)² board three connectors are placed for interfacing standard iSBX modules or special purpose/function modules.

Each of the three connectors are addressed in a separate I/O area of 16 consecutive addresses.

Interrupt request lines are connected to main processor but DMA-request lines have no connection on the (MP)²-board.

1.2.5. Bus Arbiter & Control Logic

The (MP)²-bus includes an 8-bit databus, 20-bit address bus and a control bus.

The interfaces to the bus are seperated in the slave interfaces (multimodule I/F) and the master/slave interfaces (Multibus I/F, Main Proc., Front Proc.)

Seen from the Bus-Arbiter and Control Logic there is no difference between the three interfaces and the complete function is issued by a state controller performing a rotating access-priority scheme and a very fast arbitration mechanism operating with the functions request/grant/release.

Overleaf is shown timing diagram for a (MP)² bus access.

		ð	CSD-MIC/005	/PSP/0033
	MULTI PURPOSE MULTI PROC MPMP PRODUCT SPECIFICATI		HSH/820219	project
	MPMP PRODUCT SPECIFICATI		TK/810501	<u> </u>
		۸		
:	2.			
	(MP ²) BUS ACCESS TIMING	* * *		•
			*	٤٢
			*	y.
		· ·	•	
	or 10 MT-	<u>nnnn</u> ń	nnnn	'n ~ ·
	CLK 10 MHz			J L_
	REQ	_ / · \		
	(generated by a			
·	local address de-			.
	coding)	}		/. •
	GRANT	t		
	(to master	/	$\frac{1}{1}$	\
	RSP	;;		<u></u>
3 J	(from responding		i	
	dev.)		(
	ACK	/ · · · · · · · · · · · · · · · · · · ·		
	(-generated by	- Le		
	the control logic)			
	Local Wait	<u> </u>		
	WAIT on (MP ²) Bus		• /	* /
		Tunn /		/ ·
	Data/addr. Bus	· `*	/	
	(-on the (MP ²) Bus)		>	

 \bigcirc

•*


0

Fig. 3

Γ			CTP MIT	LTI PROCESSO		CSD-MIC/005/ sign/date HSH/820219	page	20
	MOLTI			ECIFICATION		replace TK/810501	project	······································
┝			<u> </u>	¥ 				
				*	* ``		÷	به ^م ر ا
		,	2	·· ·	-	e Ng s	•	
	l	. 3. ⁻	Mech	anical Layou	<u>t</u> · · · · ·			:
	ه' ۲							**
	<i></i>	•	Fig.	4 shows the	outline of the	(MP) board.		ءَ ج
	•		Conn	ector Assign	ment ·	. :		* ~ *
		ه	P3:	Floppy Disc	Interface.			~
	•		P4:	Pin 0-25	Extended Line Co Interface,	ommunication	•	
				Pin 26-50	Limited Line Con Interface.	munication	··	
			J1:	Multimodule	Interface # 1.			* ~
ŀ			J2:	Multimodule	Interface # 2		· .	
		*	J 3:	Multimodule	Interface # 3.			
	• -		P1:	Multibus In	terface .	-		•
• • •	*		P2:	Optional Bu	s (Part of Multik	ous spec.)	,	5 . t _a
		· '		,		£	: 2	, , , , , , , , , , , , , , , , , , ,
	•		•					•
				·				•
ľ						•	•¢	• . • •
			ï		3		I	~ ; t
		ч К		х. 2	, i ,	م ب خ	*	\$

į

. . . .



MULTI	PURPOSE	MULTI	PROCESSOR	BOARD
MPMP	PRODUCT	SPECIE	FICATION	

2.

 \bigcirc

HSH/820219	page 22 -
TK/810501	tolect.

INTERFACE SPECIFICATIONS

The $(MP)^2$ interfaces to external devices via the edge connectors Pl, P2, P3, P4 and the on board connectors J1, J2, J3 and optionally for special purposes via the CPU socket and the Boot-load Promsocket.

In the following section all these interfaces will be specified in the matter of signals, mechanical as well as electrical sizes and values.

					•	page
		DUDDOCE	MULTI PROCESSOR	POAPD	HSH/820219	23
1	MULTT	PURPUSE	MODIT PROCESSOR	BOARD	· · · · · · · · · · · · · · · · · · ·	project
	MPMP	PRODUCT	SPECIFICATION	~~	<u>TK /810501</u>	<u>_</u> _

Multibus Interface

2.1.

The MULTIBUS interface is the flexible bus structure used to interface the family of SBC boards which include 8- and 16-bit single board computer, memory expansion boards, digital and analog I/O boards and peripheral controllers. It supports direct addressability up to one megabyte through 20-bit addresses and 8- and 16-bit data transfers.

The bus structure is built upon the master-slave concept where the master device in the system takes control of the MULTIBUS interface and the slave device, upon decoding its address, acts upon the command provided by the master. This handshake between master and slave devices allows modules of different speeds to use the MULTIBUS interface and allows data rates up to five million byte transfers per second.

Another important MULTIBUS feature is the ability to connect multiple master modules for multiprocessing configurations. The MULTIBUS interface provides control signals for connecting multiple masters either in a daisy-chain priority fashion or in parallel. With this latter arrangement, up to sixteen masters may share MULTIBUS resources.

The MULTIBUS Interface of the (MP)² is a limited MULTI-BUS Interface as defined in the following sections.

It may be configured as master module or as intelligent slave module.

2. 4	3		2	CSD-MIC/005/P	SP/0033
MULTI	PURPOSE	MULTI PROCESSOR BOARD		sian/dete HSH/820219	24
MPMP	PRODUCT	SPECIFICATION	تر ۲	TK/810501	project

2.1.2.

 \bigcirc

Signal Specifications

Table 2 and 3 contain definitions of the signals which appear on the limited multibus connector P1 and . P2.

Timing specifications are according to those recommended for Multibus interfaces.

TABLE 2.

MULTIBUS Connector (P1) Signal Definitions

SIGNAL	FUNCTIONAL DESCRIPTION
ADR0/ ADRF/ ADR10/ -ADR13/	Address. These 20 lines transmit the address of the memory location or I/O port to be accessed. For memory access, ADRO/ (when active) enables the even byte bank (DATO/-DAT7/) on the Multibus; i.e., ADRO/ is active for all even addresses. ADR13/ is the most significant address bit.
BCLK/	Bus Clock. Used to synchronize the bus contention logic on all bus masters.
BPRN/	Bus Priority In. When low indicates to a particular bus master that no higher priority bus master is re-
· · · ·	questing use of the bus. BPRN/ is synchronized with BCLK/.

2

٩.

·· .

MULTI PURPOSE MULTI PROCESSOR BOARD MPMP PRODUCT SPECIFICATION BPRO/ <u>Bus Priority Out.</u> In serial (dais resolution schemes, BPRO/ must be BPRN/ input of the bus master wit bus priority. BREQ/ <u>Bus Request</u> . In parallel priority BREQ/ indicates that a particular control of the bus for one or mor BREQ/ is synchronized with BCLK/. BUSY/ <u>Bus Busy.</u> Indicates that the bus prevents all other bus masters fr of the bus. BUSY/ is synchronized	e connected to th the next lo y resolution s r bus master r re data trans is in use an rom gaining co	o the ower schemes requires fers. nd ontrol
TABLE 2 (CONTINUED)BPRO/Bus Priority Out. In serial (dais resolution schemes, BPRO/ must be BPRN/ input of the bus master wit bus priority.BREQ/Bus Request. In parallel priority BREQ/ indicates that a particular control of the bus for one or mor BREQ/ is synchronized with BCLK/.BUSY/Bus Busy. Indicates that the bus prevents all other bus masters from	TK/810501 sy chain) price the connected to the the next lo y resolution a r bus master to re data transt is in use an com gaining co	ority o the ower schemes requires fers. nd ontrol
BPRO/ <u>Bus Priority Out.</u> In serial (dais resolution schemes, BPRO/ must be BPRN/ input of the bus master wit bus priority. BREQ/ <u>Bus Request</u> . In parallel priority BREQ/ indicates that a particular control of the bus for one or mor BREQ/ is synchronized with BCLK/. BUSY/ <u>Bus Busy.</u> Indicates that the bus prevents all other bus masters from	sy chain) price connected to th the next lo y resolution s r bus master r re data trans is in use an rom gaining co	ority o the ower schemes requires fers. nd ontrol
BREQ/ indicates that a particular control of the bus for one or mor BREQ/ is synchronized with BCLK/. BUSY/ <u>Bus Busy.</u> Indicates that the bus prevents all other bus masters fr	r bus master : re data trans: is in use an rom gaining co	requires fers. nd ontrol
prevents all other bus masters fr	com gaining co	ontrol
CBRQ/ <u>Common Bus Request.</u> Indicates that control of the bus but does not trol. As soon as control of the the requesting bus controller rai	presently hay bus is obtain	ye con- ned,
CCLK/ <u>Constant Clock</u> . Provides a clock frequency for use by other system	-	nstant ,
DATO/ DAT7/ <u>Data</u> . These 8 bidirectional data in receive data to and from the address cation or I/O port. DAT7/ is the received at a state of the s	ressed memory	10-
INIT/ <u>Initialize</u> . Reset the entire syste ternal state.	cem to a knowr	n in-
		· · ·

 $\bigcirc \cdot$

ĸ

 \bigcirc

~ (

MULTI PURPOSE MULTI PROCESSOR BOARD MPMP PRODUCT SPECIFICATION

 \bigcirc

sign/date HSH/820219 26

replace	project	
TK/810501	3*	
•	:	

		ŀ
r, ≩	TABLE 2 (CONTINUED)	
INTO/-	INTERRUPT REQUEST. Non Bus victored interrupt inputs,	
ILT7/	high to low edge triggered.	
	Only one of the Interrupt Request lines is serviced -	
•	by the $(MP)^2$. The input is selected by strap but	-
	INTO/ is standardwise connected to the interrupt con-	
	troller of the Main Processor.	
· IORC/	I/O Read Command. Indicates that the address of an	ļ
,,	I/O port is on the Multibus address lines and that	-
:•	the output of that port is to be read (placed) onto	
-	the Multibus data lines.	i
•		
IOWC/	I/O Write Command. Indicates that the address of an	
	I/O port is on the Multibus address lines and that	•
~	the contents on the Multibus data lines are to be	ĺ
3	accepted by the addressed port.	·
	Memory Read Command. Indicates that the address of a	
MRDC/	memory location is on the Multibus address lines and	Ï
-	that the contents of that location are to be read	Į
· .	(placed) on the Multibus data lines.	
	(praced) on the Marcibas acta interv	
MWTC/	Memory Write Command. Indicates that the address of a	
1111207	memory location is on the Multibus address lines and	
	that the contents on the Multibus data lines are to	ŀ
	be written into that location.	
•		
XACK/	Transfer Acknowledge. Indicates that the address memo-	
	ry location has completed the specified read or write	
	operation. That is, data has been placed onto or	
	accepted from the Multibus data lines.	
,		ł

٠			*	C	SD-MIC/005/P	SP/0033
Г	~	-4 h	······································		sign/date	page
	MULTI	PURPOSE	MULTI PROCESSOR BOARD		<u>HSH/820219</u>	27
	MPMP	PRODUCT	SPECIFICATION		TK/810501.	project

Table 3

 \mathbb{C}

 $\sum_{\mathbf{r}}$

0

Auxiliary Connector (P2) Signal Definitions

SIGNAL	FUNCTIONAL DESCRIPTION
RESET/ PFIN/	Reset. This externally generated signal initiates a power-up sequence. Power Failure Interrupt. This cignal from the power supply interrupts both processor by NMI when a power failure occurs.

Tables 4 and 5 contain connector pin assignments for P1 and P2.

.

MULTI	PURPOSE	MULTI	PROCESSOR	HS
MPMP	PRODUCT	SPECIE	FICATION	rep mr

sign/date page HSH/820219 28 replace project TK/810501

*

Pin Assignment of Bus Signals on Multibus Board Connector (P1)							
	PIN	(COMPO MNEMONIC	NENT' SIDE) DESCRIPTION	P	NIQ N	(CIR	CUIT SIDE) DESCRIPTION
POWER SUPPLIES .	1 3 5 7 9 11	GND +5V +5V +12V GND	Signal GND +5Vdc +5Vdc +12Vdc Signal GND	1	2 4 6 8 0 2	GND +5V +5V +12V GND	Sig GND +5Vdc +5Vdc +12Vdc Signal GND
BUS CONTROLS	13 15 17 19 21 23	BCLK/ BPRN/ BUSY/ MRDC/ IORC/ XACK/	Bus Clock, 10MHZ Bus Pri.In Bus Busy Mem Read Cmd I/O Read Cmd XFER Acknowledge	1 1 2 2	8 0 2	INIT/ BPRO/ BREQ/ MWIC/ IOWC/	Initialize Bus Pri.Out Bus Request Mem Write Cmd I/O Write Cmd
BUS CONTROLS AND ADDRESS	25 27 29 31 33	CBRQ/ CCLK/	Common Bus Reques Constant Clk. 10MHZ (BCLK7)	2 2 5 3 3	8 0 2	AD10/ AD11/ AD12/ AD13/	Address Bus
INTERRUPTS	35 37 39 41	INT6/ INT4/ ILT2/ INT/0	PARALLEL INTERRUPT REQUESTS	3 3 4 4	8 0	INT7/ INT5/ INT3/ INT1/	PARALLEL INTERRUPT REQUESTS
ADDRESS	43 45, 47 49 51 53 55 57	ADRE/ ADRC/ ADRA/ ADR8/ ADR6/ ADR6/ ADR4/ ADR2/ ADR0	Address Bus	44 40 50 50 50 50	6 8 0 2 4 6	ADRF/ ADRD/ ADR8/ ADR9/ ADR7/ ADR5/ ADR3/ ADR1/	Address Bus
DATA	59 61 63 65 67 69 71 73	DAT6/ DAT4/ DAT2/ DAT0	Data , Bus		0 2 4 6 8 0 2 4	DAT7/ DAT5/ DAT3/ DAT1/	Data Bus
POWER SUPPLIES	75 77 79 81 83 85	GND -12V +5V +5V GND	Signal GND -12Vdc +5Vdc +5Vdc Signal GND	76 78 80 82 84 86	B 2 4	GND -12V +5V +5V GND	Signal GND -12Vdc +5Vdc +5Vdc Signal GND

Table 4

· ·

۰.

•••

 \bigcirc

ĸ

				· · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
- 1					j sign/date	Din dia
- 1	MULTI	PURPOSE	MULTI PROCESSOR	BOARD	HSH/820219	[°] 29
	MPMP	PRODUCT	SPECIFICATION		replace TK/810301	project ,

Table 5

P2 Connector PIN Assignment of Optional Bus Signals


PIN		ENT SIDE)	PIN (CIRCUIT S		JIT SIDE)
<u>د به به</u>	MNEMONIC	DESCRIPTION		MNEMONIC	DESCRIPTION
1	GND	Signal GND	2	GND ·	Signal GND
3	5VB	+5V Battery	4	.5VB	+5V Battery
5		· · ·	6		
7			8	. **	
9	· ·		10		
1'1			12		
13			14		
15	·	•	16		·
17	PFI N/	POWER FAILURE	18		÷ •
19		Interrupt	20	• • •	*
21	GND	Signal GND	22	GND	Signal GND
23			24	•:	
25			26		-
27	-		28		
29			30		· · · · · · · · · · · · · · · · · · ·
31		-	32		• • •
33			34 .		
35	<u>،</u>		36		
37	·		38	AUX RESET/	Reset switch
39			⁻ 40	·	· ·
41		l l l l l l l l l l l l l l l l l l l	42		•
43.			44	,. ⁴	
45			46		÷,
47		•	48		
49	k l		50		
51			52		•
53	•		54		,.
55		. []	56	-	
57	4		58		•
59			60	AUX PWR	AUX. POWER

;

ie:

	20-MIC/003/5	0-70000
	sign/date 🔒	page
MULTI PURPOSE MULTI PROCESSOR BOARD	HSH/820219	30
NOND DOOLIGE CREGIEICARION	sebiece -	project
MPMP PRODUCT SPECIFICATION	TK/810501	•
······································		•
*		د
s s a s s		• •
A second s	, _	
2.1.2 Electrical Specifications	,	-
· · · · · · · · · · · · · · · · · · ·		
This section provides electrical s	pecification	s that
• 7	- ,	
, are unique to each signal or group	s of signals	•
		*
• Table 6 lists all the specificatio	ne	• •
· indie 0 itses all the specificatio	115 .	· .
	1	ł
	*	
· •.	`	
, ÷		6 h
۵ په ۲۰۰۰ د. د		*,
۰ •	. • •	-
		N 2 7
		÷
· · ·		. · ·
		-

MPMP PRODUCT SPECIFICATION Table 6 Table 6 Table 6 Image: Table 6 Image: Table 6 Image: Table 7 Image: Table 6 Image: Table 7 Image: Table 7 Image: Table 7	[MULTI	. PI	JRPOS	e mu		PROCI	ESSC)R	BOA		·	SD-MIC/0 sign/date HSH/820		page		31	
Taple 6 Taple 6 Electrical Specifications of Bus Drivers, Receivers, Mult ⁶⁰ , 10, 10, 10, 10, 10, 10, 10, 10, 10, 10	\mathbf{O}	MPMP							•		1		TK/8105	501	brol	ecl		***
Taple 6 Taple 6 Electrical Specifications of Bus Drivers, Receiver 1,1,1 Antern Trian			•	•		τ,	<u> </u>			•					<u>! </u>		-	
Taple 6 The state of the st		- 5															*	
Alteretian The first of the second					-		. A		-			2	-a.	¥.				
Driver 1,3 Driver 1,3 Termination Location Type 30, Milen 16, 200, 200, 200, 200, 200, 200, 200, 20	*							<u>abl</u>	e	<u>6</u>		4	•				-	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	4.			v					-									•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		ł w		.; _]	Elec	tri	.cal Sr	peci	fi	cat	ions	of Bus I)rivers,	Rece	ive	ers,	:	f
Driver 1.1 Termination Matters Termination Matter Termin	*			•*						÷ ۱		••					s.,	u. Jr
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	•		I	5 1 1 1	1			*		*			*			-	·]. •.	. •
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	~	•		uni.		•	¥	Кiй	£7					Ϋ́.	ž			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		a.	- -	~	Į.	,	÷	-	510		,			-	2,1			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	`		natic	e.		-	lup	da l	, dul		•			lup	tur).			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			ermir	τyι	ļ	,	Pull	Pul	Ful		•			Pul	, Ful			
Driver 1,3 Receiver 2,3 Location Typa Lo. Masters Tril 1.0. Masters Tril 1.6. Masters Tril 1.6 Master Tril 1.2 Master Tril 1.2 Master 1.6 1.0.8 Master 1.6 1.0.8 Master 1.6 1.0.8 Master 1.6 1.0.8 Master 1.7 1.2 Master 1.7	1		F	lon .				•		Ļ_	al. ity e					1 L		
Driver 1,1 Receiver 2,1 Location Typa Lo. Lo. Location Typa Lo. Lo. Masters tru: 16 -2000 300 Kine. Masters tru: 16 -2000 300 Kine. 135 19 Masters tru: 16 -2000 300 Klaves -0.8 125 19 Masters tru: 16 -2000 300 Klaves -0.8 125 19 Masters tru: 15 -2000 300 Klaves -0.7 125 16 Masters tru: 16 -7000 300 Klaves -0.7 125 16 Master tru: 12 -200 300 Klaves -2 125 16 Master tru: 12 -2 125 16 16 Master 17 5 -400 6 Knonor -2 <td>ŀ</td> <td> </td> <td></td> <td>.ocat</td> <td>}</td> <td></td> <td>MP)²</td> <td>4p)²</td> <td>2 (JH</td> <td>iothe sour a</td> <td>entr rior Joiul</td> <td>-</td> <td>:</td> <td>MP) ²</td> <td>ир) ²</td> <td>iothe oard</td> <td></td> <td></td>	ŀ	 		.ocat	}		MP) ²	4p) ²	2 (JH	iothe sour a	entr rior Joiul	-	:	MP) ²	ир) ²	iothe oard		
Driver 1.1 A model of the second of		• •	-		<u> </u>					Σ 11 	042		<u> </u>					•
Driver 1.1 Receiver 2.3 Driver 1.1 Receiver 2.3 Location The mathema shares Induction Thin In Colspan="2">Colspan="2" Matters Thi IS2000 COL Slaves COL Colspan="2">Colspan="2">Colspan="2" COL Thi 1 IS Slaves C C Matter Thi 32 C Slaves C IS Slaves Matter Thi 1 C Slaves C Slaves C Slaves Fish				с _т Мах	18	ie T	4 ⁴	31	3	8	18	18		18	18	18		
Driver 1,3 Receiver Driver 1,3 Receiver Location The form of the section Location The form of the section Masters FRI Is the section Masters FRI 16 -2000 300 Slaves -2 Masters FRI 32 -2000 300 Slaves -2 Master FRI 32 -2000 300 Slaves -2 Master FTI 32 -2000 300 Master -2 Master FTI 5 -400 60 Master -2 Master Master 5 -400 60<	l	۲			Į	ς,	С.	IJ	ت	ۍ ۲	0	o (•	0	с	ц		
Driver 1.3 Receiver Intiver 1.3 Receiver Location Type Location Type Location Type Masters Rit Masters Rit Masters Rit Masters FRI 16 -2000 300 Masters -0.8 Masters FRI 16 -2000 300 Masters -2 Masters FRI 16 -2000 300 Masters -2 Masters FRI 16 -2000 300 Masters -2 Masters FRI 32 -2000 300 Masters -2 Masters FRI 32 -2000 300 Masters -2 Master FTL 48 -1000 300 Masters -2 Master FTL 5 -400 60 Master -2 Master FTL 5 -400 60 Master -2 Master 5 -400 60 Master -2 M	1		~		12	픝	13	<u>(1</u>	12	12	ũ		ភ	'n		. –		
Briver 1,3 Rec Driver 1,3 Rec Location Type Location Location Type Location Matters Ref Matters Ref Matters Ref Masters FRI 16 -2000 300 Slaves Masters FRI 15 -2000 300 Slaves Masters FRI 16 -2000 300 Slaves Masters FRI 12 -2000 300 Slaves Masters FRI 13 -2000 300 Slaves Master FRI 32 -2000 300 Slaves Master FRI 32 -2000 300 Slaves Slaves FRI 32 -2000 300 Slaves Master FRI 32 -2000 300 Slaves Master Frac 5 -400 60 Master Master Slaves Master Scatal Master Master 5 -400 6			lver	LI. La via	9.0	 	çi	'n	Ņ	. فی ا	Ņ		ې	Ņ		1		
Driver 1,3 Driver 1,3 Driver 1,3 Location Type Location Type Lun Masters TRI 16 -2000 300 Masters TRI 16 -2000 300 Masters TRI 16 -2000 300 Masters TRI 32 -400 60 Master TTL 5 -400 60 Master 0.C. 31 - 300 Master 0.C. 32 -			Rect		·	·							· · · ·		!_			
Driver 1,3 Location Type Louin Control Driver 1,3 Minma Minma Minma Minma Location Type Location Type Control Masters TRI 16 -2000 300 Masters TRI 16 -2000 300 Masters TRI 16 -2000 300 Masters TRI 32 -400 60 Masters TTL 5 -400 60 Stach TTL 5 -400 60 Master TTL 5 -400 60 Master TTL 5 -400 60 Master O.C. 32 -400 60 Master TTL 5 -400 60 Master TTL 5 -400 60 Master O.C. 32 -400 60 Master O.C. 32 -400 60 Master O.C.		•		atio	ters	VGB	ves mory ped	Ves 0)	ters	ter	tral orlt ulo	t ter lal ln a PRN	ter	ters				•
Driver 1, 3 Driver 1, 3 Driver 1, 3 Driver 1, 3 Location Type Location Type Masters TRI Slaves TRI Masters TRI States TRI Masters TRI States TRI Sach Sach Masters Tri Sectable Sach Masters Master					Mas and	519	Sla Mc mcm mcm	51a (I/	Mag	Mas	Cen Pri Mod	Nox Mas Ser Pri Cha Lts	N	All Mas	111	λпγ		
Driver 1,3 Driver 1,3 Driver 1,3 Driver 1,3 Location Type Location Type Masters Masters TRI 16 Masters Masters Masters Masters Masters TRI 16 Masters Masters TRI 32 2000 Masters TRI 32 2000 Masters TRI 32 2000 Masters TRI 32 2000 Masters TrL 5 All Parallel: Fordule Sectallel: Parallel: Parallel: TrL 5 40 Broof All All All All All All All 6 1 9 9 9 9 1	+ معمي • •	·		o Inpf	00	00	8	00	00	00	é O	60	60	00 ,	00	0		
Driver 1, 3 Driver 1, 3 Driver 1, 3 Location Type Masters TRI Slaves TRI Masters TRI Master TRI Slaves TRI Slaves TRI Master TRI Slaves																		
Driver 1, 3 Driver 1, 3 Driver 1, 3 Driver 1, 3 Location Type Masters FRI Slaves FRI Masters FRI Slaves FRI Master Fri Slaves FRI Slaves FRI All S Parallel: O.C. Master O.C. Master O.C.	¢ .			Iou Mlm	1	-200	-200	-200	-200	יסנ-	0	-40	1	r	1.	-300		
Driver 1,3 Driver 1,3 Driver 1,3 Driver 1,3 Masters Masters Masters Masters Masters Masters Masters TRI Masters Masters TRI Masters TRI Masters TRI Masters TRI Masters TRI Master Trivellel: Parallel: Trivelle Masters Masters Masters Parallel: Trivelle Trivelle Parallel: Parallel: Trivelle Masters Parallel: Prove Masters Pareter O.C. I place				고 필 의	i								•	2				
Driver Driver Driver Location Masters Tri Master Tri Master Tri Master Tri Master Master Master Master Master Naster			1 1	U W I	<u> </u>	16		32	8	48	ъ 	ທ 	ະດ 		32	48	I	
Driv Location Location Masters Masters Masters Masters Slaves Slaves Slaves Slaves Slaves Slaves Slaves Slaves Slaves Slaves Slaves Slaves Alters Masters Briority Nasters Brior Nasters Nasters Brior Slaves				Type	rri	TRI.	TRI	TRI	TRI	TTT	TTL	TTL	TLL	0.0	0°C.	TTL.		
			Driv	_	ves	•							l: Y Preu					
		5		atio	ters Sla	ters	ters	iters	VCS	lace	ter iter	ter	alle orit lule ters	ters	ter	lace		
		. A		Loc	Mag	Mas	: Mag	Mas	Sla	- -	Eac Mas	Eac Nas	Par Pri Byas Byas	ALI Nas	Mas			
BUSY/.CDI BUSY/.CDI BUSY/.CDI BUSY/.CDI BUSY/.CDI BUSY/.CDI	ŀ			als) (B	RD/		4C/			. <u></u>			S.				•
ADRO DATO DATO DATO DATO DATO DATO DATO DAT	h ا			Sign	DAT	/-ADI	/ · MM	/• I OI		~				/•cbi				
	./	۰ 		1	DAT0 (16	ADR0 (20	MRDC	ICRC	XACK	BCLK	n REQ.	II P RO	BPRN.	BUSY	INIT,	CLK	*	



	sion/date	page
MULTI PURPOSE MULTI PROCESSOR BOARD	HSH/820219	33
MPMP PRODUCT SPECIFICATION	TK/810501	biolact .

2.2

2.2.1

Multimodule Interface

The Multimodule I/F is a unique interface facilitating onboard expansion with Multimodule boards. The Multimodule bus is derived directly from the $(MP)^2$ bus and as such, a Multimodule board plugged into the $(MP)^2$ bus becomes an integral element of the $(MP)^2$. The physical interface between the $(MP)^2$ and the Multimodule board is a unique connector designed specifically for this interface. The Multimodule bus is brought out to a female connector on the $(MP)^2$ and mates with its male equivalent resident on the Multimodule board.

The $(MP)^2$ contains three Multimodule interfaces which are limited Multimodule Interfaces numbered #1, #2 and #3.

Signal Specifications

Tables 7 and 8 contain definitions of the signals which appears on the limited Multimodule interface connectors J1, J2 and J3.

Timing specifications are according to those recommended for Multimodules.

•.

٠.

	MULTI	PURPOSE	MULTI	PROCESSOR	HSH/820219	page	34	•
·	MPMP	PRODUCT	SPECIE	FICATION	TK/810501	project	•	¥ 1

Table 7

 \mathbb{C}

Ķ

Multimodule Connector Signal Definitions

*	
Signal	Functional Description
MDO - MD7.	Data These active high bidirectional data lines transmit data between the Multi- module and (MP) ² .
IORD/ IOWRT/	<u>I/O Read</u> <u>I/O Write</u> The command lines are active low signals which provide the communication link between the (MP) board and the Multi- module board. An active command line, conditioned by chip select, indicates to the Multimodule board that the address lines are valid and the Multimodule board should perform the specified operation.
MA0-MA2	Address These positive true input lines to the Multimodule boards are generally the least three significant bits of the I/O address. In conjunction with the command and chip select lines, they establish the I/O port address being accessed.
MCS0/- MCS1/	<u>Chip Select Lines</u> These input lines to the Multimodule board are the result of the base board I/O decode logic. MCS/ is an active low signal and thus enables communication with the Multimodule boards.
RESET	Reset This input line to the Multimodule board is generated by the base board to put the Multimodule board into a known internal state. Aktiv High

CSD-MIC/005/PSP/0033 sion/dete page MULTI PURPOSE MULTI PROCESSOR BOARD -35 HSH/820219 regiaca project PRODUCT SPECIFICATION MPMP TK/810501 TABLE 7 CONTINUED MWAIT/-WAIT MPST/ Multimodule Present. These output signals form the Multimodule board control the state of the system. Active MWAIT/(Active Low) will put the CPU on the board into a wait state providing additional time for the Multimodule board to perform the requested operation. MWAIT/ must be generated from address (address plus chip select) information only. If MWAIT/ is driven active due to a glitch on the CS line during address transitions, MWAIT/ must be driven inactive in less than 75 ns. The Multimodule board present (MPST/) is an active low signal (tied to signal ground) that informs the base board I/O decode logic that an Multimodule board has been installed. MINTRØ-1 INTERRUPT LINES These active high output lines from the Multimodule board are used to make interrupt requests to the base board. ۰, Only one is connected to interrupt controller of Main Processor. Selectable by straps. The three selected interrupts from the multimodules are gated together and connected to CTC

channel 3.

ł

	'MULTI	PURPOSE M	JLTI PROCESSOR BOARD		sign/date HSH/820219	^{₽₽9#} 36• ≥	,. ,.
\bigcirc	MPMP	PRODUCT S	PECIFICATION	\$ 	replace TK/810501	protect	_
	- - -		TABLE 7 CONTINUED	,, " ,"	د. ح ب		<i>^</i> .
•		MCLK	CLOCK LINES				•
•			This 10MHz input to the timing signal.	e Multi	module board	lisa	
		_		2.			,
~	ė.	1	· · · · · · · · · · · · · · · · · · ·	:		<u> </u>	•
ť	-1	AUX-PWR	AUX. POWER	~			
	o	•	This is a power input f	or spec	cial purpose	S	÷
ų			• 	•	•	·. '	÷
0		£	· · · ·		· · · ·	>	
	2 2 4	÷. •			- -	·· · ·	
•		-	• • • •			· · ·	•
•		•	· · · · · · · · · · · · · · · · · · ·			, 	
0			* . · ·		,	•	,

•

.4

ſ		•			sign/date _	i bada	
	MULTI	PURPOSE	MULTI PROCESSOR	BOARD	HSH/820219	37	
	мъмъ	סטטעמיי	SPECIFICATION	• • •	feplace	project	
ļ	MPMP	PRODUCI	JEBCIFICATION	•	TK/810501		

TABLE 8

Pin assigment of Bus Signals on Multimodule connector J1, J2, J3.

Pin	Mnemonic	Description	Pin	Mnemonic	- Description
35	GND	Signal Ground	. 36	+5V	-+5 volt
33	MD0	MDATA Bit 0	34		
31	MD1	MDATA Bit 1	32	· ·	
29	MD2	MDATA Bit 2	30		
27	MD3	MDATA Bit 3	28		
25	MD4 ,	MDATA Bit 4	26		
23	MD5	MDATA Bit 5	24		
21	MD6	MDATA Bit 6	22	MCS0/	M Chip Select 0
19	MD7	MDATA Bit 7	20	MCS1/	M Chip Select 1
17	GND	Signal Gnd	18	+5V	+5 Volts
15	IORD/	1/O Read Cmd	16	MWAIT/	M Wait
13	IOWRT/	1/O Write Cmd	14	MINTRO	M Interrupt 0
11	MAO	M Address 0	12	MINTR1	M Interrupt 1
9	MA1	M Address 1	10	AUX.PWR	AUX. POWER
7	MA2	M Address 2	8	MPST/	iSBX Multimodule Board Present
5	RESET	Reset .	6	MCLK	M Clock * - *
3	GND	Signal Gnd	4	÷5V	+5 Volts
1	+12V	+12 Volts	2	-12V	-12 Volts

 \bigcirc

 \bigcirc

 \bigcirc

.**X**

 \bigcirc

MULTI PURPOSE MULTI	PROCESSOR	HSH/820219	page 3.8	۰.
MPMP PRODUCT SPECIFI	CATION	TK/810501	project	

2.2.2 Electrical Specifications

This section provides the electrical specifications that are unique to each signal of the Multimodule interface.

Table 10 lists all the specifictions.

TABLE 10

Multimodules interfacing to (MP)² shall fulfill following electrical specifications.

			Output ^I		۰.	, `
Bus Signal Name	Type² Drive	lo∟ Max −Min (mA)	@ Volts (Vol Max)	lон Max —Min (µA)	@ Voits (Voн Min)	Co (Min)
MD0-MD7	TRI	1.6	0.5	200 *	2.4	(pf)
MINTRO-1	TTL	2.0	0.5	-100	2.4	130
MDRQT	ŤΠ.	1.6	. 0.5	- 50	2.4	40
MWAIT/	ΤΤΙ 🦿	1.6	0.5	- 50	2.4	40
OPT1-2	TTL	1.6	0.5	- 50	2.4	40
MPST/	2 TTL	Note 3			2.4	40
· · · · · · · · · · · · · · · · · · ·	· · ·		Input ¹	<u> </u>	· · ·	<u> </u>
Bus Signal Name	Type² Receiver	IIL Max (mA)	@ Vin Max (voits)	liн Max (µА)	@ Vin Max (volts)	C: Max
MD0-MD7	TRI	-0.5	0.8	70	2.0	(iq)
MAO-MA2	ŦΤL	-0.5	0.8	70		40 -
ACSO/-MCS1/	ΤΤ L .	-4.0	0.8	100	2.0	40
IRESET	TTL	-2.1	0.8	100	2.0	40

0.8

0.8

0.8

0.8

100

100

100

100

2.0

2.0

2.0

2.0

2.0

40

40

40

40

40

OPT1-OPT2

MCLK

MDACK/

IORD/

IOWRT/

NOTES:

1. Per ISBX Multimodule I/O board.

2. TTL = standard totem pole output. TRI = Three-state.

TTL

TTL ·

TTL

2. TTL

-1.0

-1.0

-2.4

-2.0

3. ISBX Multimodule board must connect this signal to ground.

MULTI PURPOSE	MULTI PROCESSOR BOARD	sig HS	5H/82021	9 page	39
	SPECIFICATION	repl TP	K/810501	·, projec	· · ·
_	4~ .±				h.
	Ъ,				· · · ·
2.2.3	Mechanical Specifications	,* * •	z	* "	مرد که ۱۰ ۱۰
	This section specifies the med	chanic	al Lay (out fo	r
# 1	different Multimodules.				· · · · · ·
•	3	•		.*	*.
- *	Fig. 5 contains three standard	d lay	outs, a	nd fig	<u>،</u> 6
	shows a special extended Multi	imodul	e, the f	FDX-In	terface
	module (See sect. 4.1.1).				-
		•			
·	· · ·				-
· ~					
	1		•		۰.
¥.,					2
м	به ۲۰ ۲۰			~ •	
د .	,				
•		+			
					•
	· · ·				* *
				۹۰۹.	- ,
	· · ·	*			
			5	•	~
۲.			·		
÷			•		-
				. 1	
					•
;	* 、 * _				
					2 1
*		٤,		•	
· ·		ţ	١	•	

.

÷

۰.

, O

 $\hat{\mathbf{O}}$

0


5


••••

0

Z

к | •• ÷





MUI	TI PURPOSE	MULTI PRO	CESSOR	BOARD	÷ .	sign/date HSH/820219	pagu _	42:
MPI	1P PRODUCT	SPECIFICA	TION			replace TK/810501	project	~ ••

Floppy Disc Interface

This interface is mechanical placed on a 50 pin edgeconnector (J1) to which a standard flat cable connector may be connected upto four floppy disc on a daisy chained bus.

Double Density $5^{1}/4$ " upto 3 Floppy Disc Drive. * Single Density $5^{1}/4$ " upto 3 Floppy Disc Drive. * Double Density 8" upto 4 Floppy Disc Drive. Single Density 8" upto 4 Floppy Disc Drive.

* One select output is used as Motor Drive on.

Iff Double side Disc Drive is used either Floppy Disk Contr. 1797 can be used, (1797 have a output for Head-select) or 1793 and one select output to Head-select.

2.3.1

2.3

Signal Specifications

Table 11 contains definitions of the signals which appear on the Floppy Disc Interface connector J1, and table 12 defines the pin assignment of this connector.

١

¥	IULTI PROCESSOR BOARD	HSH/820219	- 43
MPMP PRODUCT SP	ECIFICATION	, , ,	coject
<u> </u>	· · · · · · · · · · · · · · · · · · ·	TK/810501	
	· · · · · · · · · · · · · · · · · · ·		
		`	,
س	TABLE 11	**	:
	Floppy Disc Interface Signa	l Spec.	
** *		·	
•	2.	4	·

Signal	Functional Description	on	•
	· · · · · · · · · · · · · · · · · · ·	;	
READY	Ready .		•
	-		
	This input indicates	disk readiness	and i
1	sampled for a logic l	-	or
-	Write commands are pe	erformed.	
· ·			•
•		•	
TRO	TRACK ZERO.		. *
		· · ·	
	This input informs the	hat the Read-Wri	te H e
•	_		
	is positioned over Tr	LACK UU WHEN A LO	vg1C
	· low.	•	
		•	
INDEX	INDEX HOLE		
	······································		
	Through when low from	n minimum af 10 -	
	Input, when low for a	•	
	informs the controlle	er when an index	mark
и	is encountered on the	e diskette.	.
• *		,	
· .	*	*	
·	· · ·	÷	*

0

κ

[[.	··	· · · · · · · · · · · · · · · · · · ·	CSD-MIC/005/ sign/date	PSP/00	
<u>`</u>		· •	TI PROCESSOR BOARD	ISH/820219 replace	project	44
O^{+}	MPMP	PRODUCT SPE	CIFICATION .	TK/810501	project	
, , ,		······	Table 11 Continued			۰۶
	-	Signal	Functional Descri	ption	· · · ·	•
2 - 47 34 	•	WPRT	Write Protected.			% .
\mathbf{O}			This interface sid drive to give the when a Write Prote stalled.	system an indica-	tion	•
		READ DATA	<u>READ DATA</u> The data input sig drive. This input each recorded flux	t shall be a pulse		•
		WRITE DATA	WRITÈ DATA			* * · · · · · ·
o _		<u></u>	This interface lin to be written on t	_	ata	~.
	1	DIR	DIRECTION This interface lin nal which defines the R/W head will line is pulsed.	direction of mot:	ion	*
••		······································	<u> </u>	•		;
o		.* ``	· ·		*e	
ĸ					x	

۰.

s, es

ì

٦.

.

٠.

ŧ.

 \bigcirc

-0

.

۰,

 \bigcirc

x

¥		,	CSD-MIC/005/P	SP/0033
		I PROCESSOR BOARD	sign/date HSH/820219	page 45,*
MPMP	PRODUCT SPEC.	IFICATION	TK/810501	project
	TABLI			<u>.</u>
~	. <u>Cont</u>	inued	· · ·	•
	Signal	Functional Description	و بر ۱	· · · ·
	HLD	HEAD LOAD		
		The HLD output controls to Read-Write head against to		f the
	WG	Write gate	2	
		This output is made valid to be performed on the d	-	g is
-	STEP	Step		
× .	-	The step output contains step.	a pulse for .	each
	*	The R/W head has to move of motion as defined by t line (DIR).		•
	DRO-DR 3	Drive Select Lines	••	
** *		Activates, when active, o Disc Drives.	one of four Flo	Yqqq
	HEAD SELECT	Side select when using do Disk.	ouble sided F	loppy .
	<i></i>	If using 1793 chip, DR2 of Head Select by jumper.	can be strapp	ed to
•	-	1797 have a output pin fo	r Head Select	t.

•

۰.

			ι.	sign/date .	page
MULTI	PURPOSE	MULTI PROCESSOR	BOARD	ISH/820219	46
MPMP	PRODUCT	SPECIFICATION		TK/810501	project

TABLE 12

 \bigcirc

2

et 1.

¢

 \bigcirc

 \bigcirc

Pin Assignment of signals on Floppy Disc Interface

PIN	Description	Pin	Description
		11	· GND ·
22	READY/DR3.	15	GND
42	TRO	17	GND
20	INDEX	- 19	GND
44.	WPRT	21	GND
46	READ DATA	23	GND
38	WRITE DATA	25	GND
18	HLD .	27	GND
40	WG	. 29	GND
34 .	DIR	31	GND
36	STEP	33	GND
26	DRO	35	GND
28	DR1	37	GND
30	DR2	• 39	GND -
32	DR3	41	GND
24	INDEX	43	GND
ĥ		45	GND
48	Head Select/DR2	47	GND
14		49	GND
[•	1	•

.

	▲,	:	sign/date	page
MULTI PUR	RPOSE MULTI PROCESSOR	BOARD	HSH/820219	47
MPMP PRO	DUCT SPECIFICATION	•	replace	project .
MPMP PRO	DUCI BEECIFICATION		TK/810501	

, ť

2.3.2 <u>Electrical Specification</u>

This section provides the electrical specifications . that are unique to each groups of signals.

Table 13

Electrical Specifications of Floppy Disc. Interface

	•	•			
Inputs:	Signal Name	Receivers	Pullup rest	Iil (max),	Vil (max.
• •	SEPC READY TRQ INDEX WRPT READ DATA	TTL (7414)	150Ω	-1.2mA	0,6V
Outputs:	Signal name	Drivers ,	÷	Iol (max)	Vol(max;
	WRITE DATA DIR HLD WG STEP DRO - DR3	TTL (OC) (7438)		48mA	0,4V
t.		45		*.	

0

 \bigcirc

			,
· · · · · · · · · · · · · · · · · · ·	·	CSD-MIC/005/P	
~	MULTI PURPOSE MULTI PROCESSOR BOARD	sign/date HSH/820219	48 project
\circ	MPMP PRODUCT SPECIFICATION	TK/810501	project
	· · · · · · · · · · · · · · · · · · ·		
1			÷ .
j	2.3.3 <u>Mechanical Specification</u>		
		· 01	·
•	Mechanical lay out and dimension	are shown on	Fig. 1.
	· · ·		
r.		4	s # 5
	``````````````````````````````````````		¥
ı ]		•	in Na Na
$\circ$			•
ı	, , ,		
· •		1. iv	ž
ı	·. •	J.	8 m
<i>i</i> )		٠	
ı )			,
.		•.	3 •
* ·	• • • • • •		
· · /	• • • • • • • • • • • • • • • • • • •		
	· · · ·	17	5 10 11 11 11
0	• * *		4% 4
i		*	
i			
ج •			ř.
			K K
	•		
¢			• • •
. 1		,	°.
	i n i	r	
$\mathbf{O}$		•	1 
	• • •	•	*/ * _*
т., <b>Ķ</b> .		;	, i,
<b>ķ</b> . <b>1</b>	• •	s.	
	· · · · ·		• •

MULTI	PURPOSE	MULTI PROCESSOR BOARD	sign/date HSH/820219	^{paga} 49
MPMP	PRODUCT	SPECIFICATION	replace TK/810501	project

#### Line Communication Interfaces

.2.4

2.4.1

These two interfaces are connected to the edge connector J2 in a matter that when a 50 wire flatcable and connector is fitted to P4, and when the cable is splitted between the wires 25 and 26, it may be mounted with two 25 pin Cannon connectors. The connectors will then be configured in accordance with CCITT V24 recommendation for DTE devices.

Signal Specifications

The signals and their timing specifications are according to the CCITT V24 recommendations.

Table 14 and 15 contains the signal definition of the channel A and B interfaces (Extended Line Communication Interface/Limited Line Communication Interface).

Table 16 lines out the pin assignment of the interface, and the pin connection of the common connectors mounted on the splitted flatcable.

-								
	MULTI	PURPOSE	MULTI PROCESSOR	<i>, , , , , , , , , ,</i>	HSH/820219	0#ge	50	••• •
:	MPMP	PRODUCT	SPECIFICATION		replace TK/810501	project		

### Table 14

Line Communication Signal Definition Channel A (Extended Line Communication Interface)

,**•** 

	CIRCUIT NO.	DRIVER/ RECEIVER	CONNECTION TO/FROM	DESCRIPTION
ſ	103	DRIVER	SIO	TRANSMITTED DATA
	104 '	RECEIVER	SIO	RECEIVED DATA
	105	DRIVER	SIO	REQUEST TO SEND
	106	RECEIVER	· SIO	CLEAR TO SEND
	107	RECEIVER	PIO .	DATA SET READY
	108	DRIVER	sio '	DATA TERMINAL READY
	109	RECEIVER	SIO.	DATA CARRIER DETECT
	111	DRIVER	PIO	DATA SIGNALLING RATE SELECT
	113`	DRIVER	TIMER	TRANSMITTER CLOCK
	114	RECEIVER	SIO	TRANSMITTER CLOCK
·	115	RECEIVER	SIO	RECEIVER CLOCK
	116	DRIVER 🔹	PIO	SELECT STANDBY
ł	117	RECEIVER	PIO ,	STANDBY INDICATOR
	125	RECEIVER	PIO	· CALL INDICATOR
	•			

•

)

ĸ

 $\frown$ 

 $\bigcirc$ 

۰,

MULTI	PURPOSE	• •	sign/date HSH/820219	page 51	
 MPMP	PRODUCT	CDECTETCARTON	replace TK/810501	project	-,

٤.

 $\bigcirc$ 

 $\bigcirc$ 

## Table 15

Line Communication Signal Definition Channel B

CIRCUIT NO.	DRIVER/ RECEIVER	CONNECTION TO/FROM	· · · · · · · · · · · · · · · · · · ·
103	DRIVER ·	SIO	TRANSMITTED DATA
104 .	RECEIVER	SIO	RECEIVED DATA
105	DRIVER	SIO -	REQUEST TO SEND
106 .	RECEIVER	SIO	CLEAR TO SEND
108	DRIVER	SIO	DATA TERMINAL READY
109	RECEIVER	SIO	DATA CARRIER DETECT
C113	DRIVER	TIMER	TRANSMITTER CLOCK
C115 \	RECEIVER	SIO	RECEIVER CLOCK

MPMP PRODUC	E MULTI PROCESSOF T SPECIFICATION	Table 16	HSH/8202 replace TK#81050	l project	
	Signal	- Cannon Connector P4 Connector	i	Signal	
	1         C-103       2         C-104       3         C-105       4         C-106       5         C-107       6         C-102       7         C-109       8         9       10         C-111       11         12       13	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	14 15 16 17 18 10 20 21 22 23 24 25	C-114 C-115	Channel A
	14         C113       15         16       17         18       19         C-108       20         21       21         22       23         24       25	27 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	1 2 3 4 5 6 7 8 9 10 11 12 13	C-105	Channel B

Channel A (Pin 1-25) is called the "Extended Line Com-munication Interface".

2

Channel B (Pin 26-50) is called "Limited Line Communication Interface"

×K

	MULTI	PURPOSE	MULTI	PROCESSOR	BOARD		٠ •	* ••	sign/date HSH/820219	p#ge	53	; ;
•	MPMP	PRODUCT	SPECI	FICATION	•	∿. ₹			replace TK/810501	project	** **	د

#### Electrical Specifications


2

The electrical specifications are according to CCITT-V28 recommendation.

#### Mechanical Specification

The mechanical layout of the edge connector is shown on Fig. 4... If a flat cable connector is connected to the edge connector and the cable is splitted between wire 25 and 26, then the two 25 pin Cannon connectors of female type shall be mounted on these flat cables as follows:

		41	
Cannon Connector	Cabl	e wire	P4-pin
A, pin 1	: <b>1</b>	7	1
B, pin 1	26		26
			, ,



, ¹

.

۰<u>،</u>؛

MULTI PURPOSI MPMP PRODUCT	· · · · · · · · · · · · · · · · · · ·			replace	1/820219	page project	54
· · · · · · · · · · · · · · · · · · ·			-• <u>.</u>	TK	/810501		
та — 1-ж 1- д	· .	- 4		·.			· · · ·
د د			,	÷ *			. ł
2.5	Boot Load P	ROM		*			х н •
÷ • •	a se an	•			- +	•	7
•	The PROM-ar	ea of the	(MP) ² ma	y be e	xtended	by rep	ola- "
* * Ke	cing the PR		±	•			- <u>1</u>
•	fitting dir					÷	*
• *	,	· · ·			.*		- 4 *,
	All needed	functions		· ling hu	Fforing		
÷					rrerrind'		are
et.	-placed on t	ints extens:	LOU DOAL	.a.			
*	÷ •		-				
	In this way		Load PRO	M-area	may be	extend	led
.1	upto (64 K	bytes)	: ب		т 7		
· · ·	<b>.</b>			è.		·* }	
<	*	•	,		••		
•	<u></u> . د بندست ۹۳۹ ^م انی _ک ر بن	* 41-	4				¥.
*	* . •			•		2	a.,
· · ·	•		ŗ				
2.5.1	Signal speci	figstion					4
	Dignar Speci	<u>-rication</u>		v		•	*
\$		•					-
		VCC .		יידיי ב			
* **	1			Ĩ	,	*	•/
•	• _* · ·	AP15 1 AP12 2	28		,	•	, 4 .
;		AP12 2 AP 7 3	27	AP	VCC	•	
\$		AP 6 4	26 25 7	P8 SI	AP13		* *
		AP 5         5           AP 4         6           AP 3         7	24 23 23 24 23 24 24 24 24 24 24 24 24 24 24 24 24 24	198 SF 199 1911			•
		AP 3 7	24 F 23 F 20 CK 2 CK 2 F 2 F 2 F 2 F 2 F 2 F 2 F 2 F 2 F 2 F	IRD			
*	· · · ·	AP 2 8	" 21   F	P10	*	*	1
	, , ,	AP 1 9		PCE P7		а 14	
•	• •	AP 0 10 DP 0 11		DP 7 DP 6		f	,
*	ید م م	DP 1 12	17	₽ <u>5</u>		,	
Х.	· •	DP 1         12           DP 2         13           14	16 1	P 4'		1.	
	, , , , , , , , , , , , , , , , , , ,		15	P 3			2
	÷	•		1			
* •		1				\$	
·• ••	۰ ،						1
:		-			• • •	<b>.</b> .	. ,
~~* <i>™</i>			r				

 $\bigcirc$ 

х

••* ••

N O

--

:

*. •

, 1

ς.

MULTI PURPOSE MULTI PROCESSOR BOARD	sign/date HSH/820219	page	55
MPMP PRODUCT SPECIFICATION	'TK/810501	project	· · · ·


#### Mathematic Co-Processor

By replacing the Main processor-CPU with a small PCB containing a CPU and a mathematic co-processor a very high performance is obtained in number-crunching applications.

All needed circuits for this extension are prepared on the (MP)² or are situated on the PCB which fits directly into the CPU socket.

Intel offers a standard Co-processor Multimodule, iSBC 337 containing a 8088 CPU and a 8087 Numberic Data Processor.

Interrupt from ISBC 337 is not connected to the (MP)² board Signal Specifications




2.6.1

2.6

NOTES UNLESS OTHERWISE SPECIFIED I CAPACITOR VALUES ARE IN MICRIFANADS, 2 10 7. 1 16 4.

MULTI	PURPOSE	MULTI PROCESSC	DR BOARD	sign/date HSH/820219	page	56	
MPMP	PRODUCT	SPECIFICATION	•	replace TK/810501	project		
 		•					
			*				




....

0

O

 $\bigcirc$ 



					. ¹⁴	.CSD-MIC/005	/PSP/	/0033	:	
	•	•				sign/date	page		·	
•	_ MULTI F	PURPOSE MULTI	PROCESSOR	BOARD	· · ·	HSH/820219	project	57		۰.
	MPMP. I	RODUCT SPECI	FICATION		-	TK/810501	project	•*	•	

#### OPERATIONS

3

Hardware wise, there is nearly no operational restrictions, but software wise, a well designed grant technic must be observed for access to all I/O-devices especially the DMA and the MAP Registers.

To obtain a safe HW system the  $(MP)^2$ -Bus interfaces are equipped with a time out function which means that no  $(MP)^2$ -Bus access must take more than 50 µSec., and to recognize that both processors are well working a watch Dog function is implemented. This means that the line called Watch Dog Pulse, on Port C of the PIO (see sect. 1.2.2.6) has to be pulsed continously, i.e. set by Front Processor and reset by the Main Processor about once per 250 m Sec.

The Bustime out function come in force in two situations. The first is if one of the two onboard processors have addressed a restricted area or a non existing module. The second is when a bus lock situation occur.

Bus lock situation can happen if the Front Processor on two  $MP^2$  boards addresses each other at the same time, none of them can answer on a Bus request.

It will also happen if the FP on a MP² board and a processor on another processor board addresses each other at the same time.

If a MP and a FP addresses each other the conflict will be solved. The FP get a special acces to the MP's bus first. The bus-controller on the  $MP^2$  bus detect the conflict and the drivers/latches nearest the 8088 CPU are disabled the 8088 stay in wait, and the FP get acces to the MP RAM area.

	MULTINT	DUDDOCE		PROGRAD		sign/date	page
	MOLTT	PURPUSE	MULLL	PROCESSOR	BOARD	HSH/820219	58
•	MPMP	PRODUCT	SPECIF	ICATION .	-	TK/810501	project ~

The Bus time out logic will give a  $\overline{\text{NMI}}$  to both processors and disable the wait states.

Processors can now read a status bit BKS on the PIO port B bit 7 (msb), when "high" it is a Bus Time out. The status bit and  $\overline{\text{NMI}}$  are reset again when bit 4 on port C  $\overline{\text{BTR}}$  is pulled low and high.

If  $\overline{\text{BTR}}$  (Bus Time Reset) stay "low" the Bus time out function is disabled.

When a time out situation has been placed the Main Processor has to read the status bit and if necessary reset the function with BTR in less than <u>one</u> CLK INT period from the NMI.

CLK INT is an output from the PIT (8253) channel 0. It is used as timer interrupt to Main Processor too. The period for CLK INT has to be a compromise between these two functions. Recommended Bus Time Out period is about 50 pSec.

#### 3.1 Address MAP

This section describes the local and global address MAP for each of the processors of the (MP)² and globally seen from the Multibus. In section 3.2 is found a description of the Map function performed by the Front Processor. Boot Load PROM contains Boot Load programs and builtin-test programs for both processors and is normally only accessable after a reset or when "Clear Boot Mode" output from PIO is activated.

A proper switch technic for the Boot Load PROM must be observed to avoid MAP collisions.

MITTET		MULTI PROCESSOR BO	NSH/820219	page	5.9
		SPECIFICATION	TK/810501.	project	
	*		· · · · · · · · · · · · · · · · · · ·	÷	

3.1.1

`MPMP

Global Address Map

* * *	*	
~ · · · · · · · · · · · · · · · · · · ·	1/0	Memory
Boot Load Prom Multimodule I/F #1 Multimodule I/F #2 Multimodule I/F #3	*50-5F *60-6F *70-7F	* <u>00000-0FFFF</u> (40000-4FFFF) (80000-8FFFF) (C0000-CFFFF)
Main Processor Memory Interruptcontroller Interrupt to Front Processor		* <u>10000-1FFFF</u> (50000-5FFFF) (90000-9FFFF) (D0000-DFFFF)
Front Processor Memory CTC PIO SIO Map-reg. DMA Floppy Disc. Contr. 8253 PIT	*08-OF *10-IF *20-2F *30-3F *40-4F *D0-DF	* <u>20000-2FFFF</u> (60000-6FFFF) (A0000-AFFFF) (E0000-EFFFF)
Maynot be used	Rest of I/O add. in 0-4001	*30000-3FFFF

Boot Load Prom is globally accessable without any influence from the state of the "Clear Boot Mode" lines. (see sect. 1.2.2.5).

* There is possibility for changing the base address for the (MP) 2 Module seen from the Multi bus interface.

1		sign/date	page	
	MULTI PURPOSE MULTI PROCESSOR BOARD	HSH/820219	60	- `
) .		replace TK/810501	project	
				*

#### Global Add. Continued

No. No. No. The  $(MP)^2$  board occupy 4 pages of Memory (1 page = 64 K) seen from the Multibus Interface. The I/O area is 400 Hex wide.

The base address for the (MP)² board is selectable by 'two jumpers SR18 and SR19.

		<u>SR18</u>	I/0	MEMORY
0.	A("O")	A("0")	0000-0400	00000-3FFFF
1.	A("O")	B("O")	4000-4400	40000-7FFFF
2.	B("l")	A("0")	5000-5400	80000-BFFFF
3.	B("l")	B'("l")	6000-6400	C0000-FFFFF

In No. 0 the memory area 30000-3FFFF can not be used, as well as all I/O add. 0-400 H not specified in the address map may not be used.

In No. 1 has Boot Load prom the area 40000-4FFFF H, MP - 50000-5FFFF H, and FP - 60000-6FFFF H. 70000-7FFFF may not be used.

The I/O add. is 4000-4400. The I/O addresses not specified in the area 4000-4400 may not be used.

In No. 2 may memory add. B0000-BFFFF not be used and the I/O add. not specified in the area 5000-5400 may not be used.

In no. 3 may memory add. F0000-FFFFF not be used, and I/O addresses not specified in the area 6000-6400 may neither be used.

0.0.0

.

.* <u>*</u>

D	algn/date     page       HSH/820219     61       replace     project       TK/810501
	TK/810501
**	1
	÷ •
I/O	MEMORY
	· · · · · · · · · · · · · · · · · · ·
	F0000-FFFF (can be addressed
	on page 1 too,
	10000-1FFFF).
50-57	10000 11111/.
~	
60-67	
68-6F	· · · ·
70-77	
	• • •
10-12	
	•
ļ	00000-0FFFF
CO-CF	· .
80-8F	•
	•
	28000-2FFFF
08-OF	(20000-27FFF are pro-
· 10-1F	tected.
20-2F	Can be used on boards
30-3F	where only Front Pro-
DD-DF	cessor RAM is mounted).
40-4F	· · · · · · · · · · · · · · · · · · ·
-	<b>4</b>
90-CF	40000-EFFFF
ED-FF	
	· · · · ·
FFFF	· · · · · · · · · · · · · · · · · · ·
Rest	1
of I/O	30000-3FFFF.
	68-6F 70-77 78-7F CO-CF 80-8F 08-0F 10-1F 20-2F 30-3F DD-DF 40-4F 90-CF ED-FF 4000- FFFF Rest

٠ĸ

 $\bigcirc$ 

4

Y

F

			CSD-MIC/005/P	SE/0033.	· _
	····		sign/date	paga	
MULTI PURPOS	E MULTI PROCESSOR BOARD		HSH/820219	62	
	•	.*	replace	project	
MPMP PRODUC	T SPECIFICATION	•	TK/810501		

£

0

.0

The 8088 CPU start after power up or reset at address <u>FFFF0</u>. It will always be in the top of the Boot Load prom. If only a 4K Prom 2732A is used, address FFFFOH from 8088 will be address .FFOH in the Prom.

If it is a 8K Prom 2764A the address will be 1FFOH, and if it is a 64K Prom board the address will be FFFO.

	<b>`</b>	2	CSD-MIC/005	/PSP/0033
MT	ILTI PURPOSE MULTI PROCESSOR BOAR		sign/date	page
		, ·	HSH/820219	63 project
MP	MP PRODUCT SPECIFICATION		TK/810501	
				1
	Front Processes Address Mar	-		
	Front Processor Address Map		•	·
	· · · · ·	1	1	ан а
	<del></del>	<u>I/0</u>	MEMORY	· · · · · · · · · · · · · · · · · · ·
	Boot Load Prom		30000-3FFFI	·
	Multiboard I/F # 1 MCSO	50-57		· ·
	Multiboard I/F $\# 1 \overline{\text{MCSI}}$	58-5F		*
	Multiboard I/F $\# 2^{\circ} \overline{\text{MCS2}}$	, co . ca		ž .
		60-67	•	`
	Multiboard I/F $\# 2 \text{ MCS3}$	68-6F	× *	
	Multiboard I/F # 3 MCS4	70-77	•	
	Multiboard I/F # 3 MCS5	78-7F		,
			,	
	Main Processor	¥		• •
, v	Memory		18000-1FFFF	**
	Front Processor			
	Memory .	. <b>*</b> .	00000-0FFFF	•
	CTC	00-07		
	PIO	08-0F	*	يې.
	SIO	10-1F		: **
	Map Reg 3/Floppy Drive Select			
	DMA	20-2F		. *
	8253 PIT	30-3F		
		⊲ DO−DF		
	Floppy Disc Controller	40-4F		ک بر
	Multi Bus Interface		· .	
	Memory	`.	40000-FFFFF	3
	I/O		40000	.•
		* 0080-00CF		
		00E0-00FF		~
I	May not be used	1, •	20000-2FFFF	

-

С к

MULTI PRUPOSE	MULTI PROCESSOR	^{algn/date} HSH/820219	^{page} 64	
MPMP PRODUCT	SPECIFICATION	replace TK/810501	project	

After reset or power up will memory address 0-7FFF be mapped out to the Boot Load Prom area.

Address 8000-FFFF will still be in the FP RAM, (if Map reg. 3="0").

The boot mode is disabled by resetting Boot F signal, output from PIO.

* When addressing I/O interface out on the Multibus, be aware of the 8 msb address lines, 16 addresses lines are used.

I/O devise on the  $MP^2$  board seen from the Front Processor use only the 8 lsb add. lines, the rest is not used.


* Memory area 10000-17FFF H are protected by local decoders on the full implemented boards where the Main Processor RAM is mounted and not the rest of the Main Processor.

	· ·			CSD-MIC/005	/PSP/0	033
MULTI	PURPOSE	MULTI PROCESSOF	BOARD	HSH/820219	page	65
MPMP	PRODUCT	SPECIFICATION		TK/810501	project	<u>.</u> .

1

0

If the RAM area is only 16K the first'8K are placed from 0-1FFFH and the last 8K from 8000-9FFF.



The first 8K will be reflected 3 times up to add. 8000H.

The last 8K will be reflected 3 times up to add. FFFFH.

		sign/date	page	
MULTI PURPOSE MULTI PROCESSOR	BOARD	HSH/820219	-66	
		reni	project	
MPMP PRODUCT SPECIFICATION	× y	TK/810501		د

### 3.2 <u>MAP FUNCTION</u>

 $\bigcirc$ 

To extend the memory space addressable to the Front Processor CPU three Map registers have been implemeted The dedecated use of these registers is shown in table 18 while the address map procedure has been illustrated, in table 17.

Table 17.

•			*	".	
	. INTERNAL	• •	EXTERNAL	÷	- 5. • • • •
* 	memory `	···	memory		······································
		· ·			
PAGE	0	11	2	<u> ···</u>	15
ADDR. 0000 7fff					
8000 FFFF	· ·.	· · ·			
MAP REG.	0000	0001	0010		. 1111
Port C Bit 3	. 1	0 1	0 1		, 0 1

Address area 0-7FFF in page 0 may be proceted against access from the (MP) 2 -Bus.

When Bit 3 port C is "0" address line AF15 will be inverted when the Front Processor acces the MP² bus. If not in Boot Mode the area 0-7FFFH will always be F.P. own Ram. The area 8000-FFFFH depend on the current Map register. If the FP have to acces a area 0-7FFF on page 1-15, it have to address the area 8000-FFFFF and provide that AF15 will be inverted.

			·					CSD-MIC/005/PS	
								HSH/820219	page 67
۲		PURPOSI				RD		repl	project
	MPMP	PRODUCT	SPECIF	TCATION	[	<u>-</u>		TK/810501	· · · ·
	-	е С	×				· · ·	۳ ۲ ۲ ۲ ۲ ۲ ۲	
	•	gister 2		Data write				۰ ب	
•		Memory Map Register	•	Data read	×	4 4 4 4		भ र लेख	
	•	Type of data-transfer	Between CPU and external memory (64K - 1 M	Memory to memory DMA transfers	DMA Transfers. 280-SIO to memory (or opposite).	DMA transfers. Floppy Disc Controller to Memory (or opposite).	external to the Front Processor		
	TABLE 17	Controlling Device	Front-Proc.	Front-Proc. or Main Proc.	Front-proc. or Main Proc.	Front-Proc. or Main Proc.	By external memory means external to the Front	, ,	
		٠	•	÷					ж ж

**

 $\bigcirc$ 

٤

4

CSD-MIC/005/PSP/0033
----------------------

MULTI PURPOS	MULTI PROCESSOR BOARD	HSH/820219	^{page} 68
MPMP PRODUC	SPECIFICATION	replace FK/810501	project

<u>, Options</u>

( )-

۰.

The (MP)² module concept offers a design where a wide range of Multiboards and Multimodules may be combined to fulfil the application requirements.

In this section some special Multimodules are briefly described.

CSD-MIC/005/PSP/0033 -

Г			···- ·		sign/déte	page		
	MULTI	PURPOSE	MULTI PROCESSOR	BOARD	HSH/820219		69.	٠
	`MPMP	PRODUCT	SPECIFICATION		replace TK/810501	project		
Ł								

Multimodules

4.1

4.1.

Standard Multimodules (iSBX) are offered on the market fulfilling the signal, electrical and mechanical requirements of the (MP)².

The following section contains a briefly description of some special Multimodules offered by CRAS.

TDX-Interface

See Documentation for

Xnet (MP)² Adapter CR2525--/001--/00

		-			sign/date	<b>p</b> #ge	
	MULTI	PURPOSE	MULTI PROCESSOR	BOARD	HSH/820219	-70	•
	`MPMP	PRODUCT	SPECIFICATION	•	replace TK/810501	project	, ,
1							

4.1.2 PAM-Interface

TBS

۰۰۰ ۲۰ ۲

# 4.1.3 UPI Interface

TBS

Time Communication Triorface

### 4.1.4 Line Communication Interface

· · · ·

TBS

( )

n na na tati ku t

MULTT PURPOSE	, MULTI PROCESSOR BO	HSH/820219	page	71	
	SPECIFICATION	TK/810501	project		

Battery Back-Up


4.2

To protect against data loss during power failures or simple power-off, a battery back-up option has been implemented.

The circuits which may be supplied from the Multibus connection called "5V Battery", are the dynamic Ram memories of the Main Processor and the Front processor.

When the main power supply (5V) level is below  $5V \div 5$ the Ram chips and the refresh and control circuits are supplied from this optional connection and external access to the memories during this state is not possible.

VCC2 supply to RAM chips and refresh control



In case of using Battery back up there have to be connected a extern supply and a diode.

The voltage on the connector have to be  $5V \pm 5$ . The voltage from supply and the battery need to be more

the 5 Volt.

MULTI PURPOSE MULTI PROCESSOR BOARD	HSH/820219	72
MPMP PRODUCT SPECIFICATION	TK/810501	project
95.10 · · · · · · · · · · · · · · · · · · ·		·
	•	· ·
		ж 47 ч ^г г
		1
5. Power Specifications		· · ·
5. Fower Specifications	*	à
VCC+VCC2 5V ~ 5,0A + 0.5A	·	* 45
<pre>&gt;12V ~ 0,1A**</pre>		***
-12V = 0,1A *		•
	ب	• •
*V24 Channel is not co	nnected	
	*	 
VCC2 5V ~ 0,50A Activ RAM c	peration	۰. ۲
~ 0,35A stand by	, ,	
	•,	÷.
	• • • • •	·· [·] ·································
· · · · · · · · · · · · · · · · · · ·	•	<b>,</b> •. <del>.</del>
	• .	
		**
	• •	
	•	**
	•	•
*		•
· · · ·	:	·
	••	
**************************************	*	:
		;
	• -	•
	2	. •
	·	
	^{مي} بي سا يه	
	x بنيل	1

4 ...

•

•

2

. .