

	<b>1</b>
SYSTEM CONTROL CONNECTIONS	<b>2</b>
CR80 MAIN BUS	<b>3</b>
CR80 SUB BUS	<b>4</b>
	<b>5</b>
	<b>6</b>
MICRO PROGRAM FLOW CHARTS	<b>7</b>
MICRO PROGRAM BOARD MPB	<b>8</b>
ARITHMETICAL LOGICAL BOARD ALB	<b>9</b>
BUS INTERFACE BOARD BIB (MB)	<b>10</b>
BUS INTERFACE BOARD BIB	<b>11</b>
	<b>12</b>



TLF. 02 - 45 15 16

nr. 35 52 49

SYSTEM CONTROL CONNECTIONS



SYSTEM CONTROL CONNECTIONS

Control of the entire CR80 system is carried out of the MBC or SCM module.

The distribution of the signals can be done either by diskret wiring, flat cable, printed circuit boards or a combination of these. The signals are used for different purposes, so as controlling the address sourcing modules access to the Main Bus, transmission of interrupt priority for the I/O interrupt received by the MBC/SCM and controlling of the CPU and overall system clear. The signals are connected with the 48 pin connector located at the MBC, SCH, above the standard Main Bus connector. The connector pin assignment is specified overleaf.



TABLE 1

PIN ASSIGNMENT FOR SYSTEM CONTROL CONNECTION.				sign/date	page
				repl	project
Pin no.	Signal Description	Pin no.	Signal Description	Pin no.	Signal Description
1a	GND	1b	BRQ 3	1c	
2a	GND	2b	BRQ 4	2c	
3a	GND	3b		3c	
4a	GND	4b	BRO 0	4c	
5a	GND	5b	BRO 1	5c	
6a	GND	6b	BRO 2	6c	
7a	GND	7b	BG 3	7c	
8a	GND	8b	BG 4	8c	
9a	GND	9b		9c	
10a	GND	10b	BG 0	10c	
11a	GND	11b	BG 1	11c	
12a	GND	12b	BG 2	12c	PFL (L)
13a	INT (L)	13b	OACL (L)	13c	CC (H)
14a	GND	14b	LBG (L)	14c	P0
15a	GND	15b	TI (L)	15c	P1
16a	VCC	16b		16c	CPI (L)





SYSTEM CONTROL CONNECTIONS ELECTRICAL INTERFACE  
SPECIFICATION

The levels for all the System Control Connections are normal TTL logic levels i.e.

High level:  $2.0V < V_H < 5.0V$

Low level:  $0 V < V_L < 0.8V$

The specifications below are for the numerical current values for one module connected with the signals.

Main Bus Authority Control Signals

BRQ (L), BG (L)

Driver:  $I_{OL} \geq 48mA$

Receiver:  $I_{IH} \leq 100uA$

$I_{IL} \leq 2mA$

LBG (L)

Open collector signal:

Driver:  $I_{OL} \geq 48mA$

$I_{OH} \leq 100uA$

Receiver:  $I_{IH} \leq 100uA$

$I_{IL} \leq 2mA$



Overall Clear

OACL (L)

Driver:  $I_{OL} \geq 48\text{mA}$

Receiver  $I_{IH} \leq 100\mu\text{A}$

Schmitt Trigger:  $I_{IL} \leq 4\text{mA}$

Power Failure Look Ahead

PFL (L)

Open collector signal:

Driver:  $I_{OL} \geq 48\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$

Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

CPU Clear

CC (H)

Open collector signal:

Driver:  $I_{OL} \geq 60\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$

Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

I/O Interrupt Signals & Timer Interrupt

INT (L), P0, P1, TI (L)

Driver:  $I_{OL} \geq 60\text{mA}$

Receiver  $I_{IH} \leq 100\mu\text{A}$

Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$



CPU Interrupt

CPI (L)


Open collector signal:

Driver:  $I_{OL} \geq 60\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$



Fig.1



When module n (BRQn (L)) has the Main Bus authority module n + 1 will get the authority after n if it is requested, else the authority will go to the requesting module with the highest priority.



SYSTEM CONTROL CONNECTIONS FUNCTIONAL DESCRIPTION

The function and the timing specification for the different signals are described in the following section.

MAIN BUS AUTHORITY CONTROL

These signals BRQ, BG & LBG are used for controlling the address sourcing modules access to the Main Bus. There is one BRQ and one BG to each of the modules from the MBC, SCM and one common signal LBG (L) for all the modules which means that more Main Bus transfers can be executed uninterruptable (semaphore protection).

When a module will access the Main Bus it issues its BRQ (L) to the system control module. The system control module has a priority scheme for the different BRQ so that all the received BRQ will be served without overhead time and so that the bus can be shared equal between the different address sourcing modules. When a module has issued BRQ and it is allowed to access the bus it will receive a BG (L) from the system control module which means that it has to start the transfer by enabling the Main Bus address line and issue a TRQ (L). The TRQ (L) has to be received in the system control module within 250 ns, else the bus authority will be distributed to another address sourcing module. When the address sourcing module recognize the BG (L) it can disable BRQ (L) or if more accesses is wanted it can hold BRQ active.

The diagram on the next page fig. 1 specify the priority scheme and fig. 2 describe the timing specification and the handshaking procedure used for the authority control.

5 stu

ADDR SOURCE  
MODULES



FIG. 2








FIG. 3

MAIN BUS AUTHORITY CONTROL TIMING SPECIFICATION



Note 1: The first edge where authority may be changed if a module is accessing the Main Bus, if not the authority can be changed on all the rising edges of  $\emptyset 4$

If the width of TRQ exceed 4 us (Time Out) BG (L) shall be disabled ref. timing diagram below.






OVERALL CLEAR

The Overall Clear signal OACL (L) is input to the system control module and is used for clearing of the entire CR80 system. The signal will immediately force CPU Clear CC (H) and Master Clear MC (H) high and thereby clear all the modules in the system. The signal OACL (L) and the response on it is specified in timing diagram below fig. 4.

Fig. 4







POWER FAILURE LOOK AHEAD

The signal is input to the system control module and is included in the system so that it is possible to get an advantaged power failure detection.


When the module recognize a low on PFL (L) it will issue an I/O interrupt with the highest priority level "3". When the CPU fetch the interrupt from the system control module, this interrupt will be transmitted before the other stored in the module.

The interrupt code for power failure is:

Priority 1 & Address 0.

Timing diagram fig. 5 specify PFL (L).

Fig. 5






CPU CLEAR

This signal CC (H) is generated by the system control module when power is switched on the system or when an OACL (L) is received (ref. fig. 4). The signal is specified in fig. 6 below as a function of the standard DC Power's +5V, ±12V and the master clear signal.

Fig. 6





I/O INTERRUPT SIGNALS


The three I/O Interrupt signals P0, P1 & INT (L) is issued from the system control module to all the CPU's in the CR80 system. The signals contain information about the current state of the interrupt queue located in the module. The contents of the lines is specified in table 2 below.

TABLE 2

INT (L)	P1	P0	STATE OF INTERRUPT QUEUE
1	0	0	QUEUE EMTY
0	0	0	PRIORITY 0 HIGHEST LEVEL
0	0	1	——"—— 1 ——"—— ——"
0	1	0	——"—— 2 ——"—— ——"
0	1	1	——"—— 3 ——"—— ——"

The change of the signals is synchronized to TRQ (L), when an interrupt is fetched from the CPU, so that the CPU can use its internal generated TRQ for detecting whether it is a valid interrupt there is fetched during an interrupt fetch cycle, the timing diagram fig. 7 below specify the signals.

Fig.7






### TIMER INTERRUPT

The Timer Interrupt signal TI (L) is generated by the system control module and distributed to the CPU's in the system. TI (L) is strap selectable in the module and can be adjusted in steps of 10 us in the interval 10 - 160us.

Timing diagram fig. 8 specify the signal.

Fig. 8



### CPU INTERRUPT

This line CPI is used by the CPU's in the system for transferring and receiving the special interrupt. The signal is located on the system control module, connector and the signal is terminated in that module but it could as well be terminated elsewhere in the system if it is a better solution seen from a system point of view.

The pulse transferred to the line has a nominal width of 125 ns and is active low.

CR80 MAIN BUS

## CR80 MAIN BUS

There exist two different Main Bus types in the CR80 system, the Master Main Bus and the Slave Main Bus's. The difference between the Slave and the Master is that the Main Bus controlling modules are located in the Master.

The specifications for the signals are the same for Master and the Slave, and therefore no distinction is made in the following description.

The Main Bus consists of one or more printed circuit boards, Mother Boards connected together by active or passive Bus Extension so that the Mother Boards constitute a parallel transmission path terminated in each end by Bus Termination Boards.

The modules is connected to the Main bus by a 86 poled edge connector, containing the signals specified overleave:

● MAIN BUS CONNECTOR - PIN LAYOUT

2 x 43 pin edge connector rear view

	A		B	
	gnd	1	gnd	
	0	2	1	
	2	3	3	
	4	4	5	
DATA (DA)	6	5	7	DATA (DA)
	8	6	9	
	10	7	11	
	12	8	13	
	14	9	15	
	gnd	10	gnd	
Auxiliary power	-12V	11	auxiliary power (same as All)	
	-12V	12	-12V	
	gnd	13	gnd	
	+12V	14	+12V	
	gnd	15	gnd	
	0	16	1	
	2	17	3	
	4	18	5	
	6	19	7	
ASSRESS (AD)	gnd	20	gnd	ADDRESS (AD)
	8	21	9	
	10	22	11	
	12	23	13	
	14	24	15	
	16	25	17	
	18	26	19	
	gnd	27	gnd	
UP	16	28	17	LP
	AUX	29	MC (H)	
	RS (L)	30	gnd	
	TRQ (L)	31	gnd	
	INA (H)	32	gnd	
	INR (L)	33	gnd	
	R/W (L/H)	34	gnd	
	Ø 1	35	gnd	
	Ø 2	36	gnd	
	Ø 3	37	gnd	
	Ø 4	38	gnd	
	gnd	39	gnd	
	+5V	40	+5V	
	+5V	41	+5V	
	gnd	42	gnd	
	gnd	43	gnd	

## MAIN BUS ELECTRICAL INTERFACE SPECIFICATION POWER LINES

Aux. power	pin A11, B11
-12V + 0.2V - 0V	pin A12, B12
Gnd	pin A13, B13
+12V + 0.2V - 0V	pin A14, B14
+5V + 0.2V - 0V	pin A40, A41, B40, B41
Gnd	pin A42, A43, B42, B43

The power lines are not feed through the Main Bus Extension and therefore different power supplies are used for the different Mother Boards.

The max. currents supplied through one connector are as specified below:

+12V, -12V, I max: 2 A  
+ 5V , I max: 12 A

## SIGNAL LINES

The levels for all the Main Bus signals are normal TTL logic levels. i.e.:

High level:  $2.0V \leq V_H \leq 5.0V$   
Low level :  $0V \leq V_L \leq 0.8V$

The load on the different signal lines for one module are as specified on the next page, (all currents are numerical values).



## DATA LINES & ADDRESS LINES

DA0 - DA15, UP & LP, AD0 - AD19 & R/W (L/H).

3 - state signals with the followings requirements:

Drivers:  $I_{OH} \geq 5.2 \text{ mA}$   
 $I_{OL} \geq 16.0 \text{ mA}$   
 $I_{0 \text{ off}} \leq 100 \text{ uA}$

Receivers:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 0.5 \text{ mA}$   
(1)  $I_{IL} \leq 2 \text{ mA}$

Note 1: This low level input current is only allowed when the module is addressed.

## MASTER CLEAR

MC(H):

Open collector with the following requirements.

Driver:  $I_{OL} \geq 60 \text{ mA}$   
 $I_{OH} \leq 250 \text{ uA}$

Receiver  
Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 0.5 \text{ mA}$   
(1)  $I_{IL} \leq 2 \text{ mA}$

Note 1:  $I_{IL} 2 \text{ mA}$  is only allowed for the Main Bus Controller & Main Bus Termination

## TRANSFER REQUEST

TRQ (L):

Open collector or 3 - state signal with the following

requirements:

Driver:  $I_{OL} \geq 80 \text{ mA}$

$I_{OH} \leq 250 \text{ uA}$

Receiver

Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$

$I_{IL} \leq 0.5 \text{ mA}$

(1)  $I_{IL} \leq 2 \text{ mA}$

Note 1:

$I_{IL} \ 2 \text{ mA}$  is only allowed for the Main Bus Controller & RAM modules with a memory area of 8K word or more.

#### CLOCK SIGNALS

Ø4 - Ø1:

Driver:  $I_{OL} \geq 120 \text{ mA}$

$I_{OH} \geq 80 \text{ mA}$

Receiver

Schmitt Trigger:  $I_{IL} \leq 2 \text{ mA}$

$I_{IH} \leq 100 \text{ uA}$

#### MAIN BUS FUNCTIONAL INTERFACE SPECIFICATION CLOCK SIGNALS

Four clock signals Ø1 - Ø4 are generated from the MBC module or from an Active Bus Extension and transmitted to the bus.

The signals are used for synchronization of the I/O interrupt transmission and for timing internal in the modules connected to the Main Bus.

The frequencies of the signals are:

Ø1 : 1MHZ Pin A35  
Ø2 : 2MHZ Pin A36  
Ø3 : 4MHZ Pin A37  
Ø4 : 8MHZ Pin A38

The timing diagram overleaf specifies the clock signals.

## I/O INTERRUPT SIGNALS

The CR80 I/O interrupt system is based upon a serial transmission, of the interrupt code, from the interrupting I/O module.

The serial code will be converted to parallel form by the Main Bus controller and transferred to the CPU's upon request.

Two of the Main Bus lines are used for I/O interrupt transmission:

INR Interrupt Request & INA Acknowledge.

The interrupt code consisting of 8 bit is transmitted to the INR line synchronous with the 1 MHz signal  $\phi 1$ .

INR is an open collector line so that all the I/O modules can transmit on the same line, which means that if a module is transmitting a "0" and another a "1", the line will contain the "0".

INA is an open collector line too, because it is driven from the Main Bus termination boards, one in each end of the Bus. The contents of INA is INR inverted. The interrupting I/O module compare for each of the eight bits the contents of INA with the bits they are transmitting to INR. If the compare does not match which means that a module with a higher interrupt code is transmitting at the same time, the module disable the transferring of its code to INR until the next 1 MHz periode.

On that way the contents of INR will be unique and correspond to the highest interrupt transmitted during that period. The module which detects this situation

will stop the interrupt sending.

The diagram below illustrate the function and the connection of the I/O interrupt circuit:




Fig.2

The 8 bits interrupt code consist of two parts; a 2 bits priority corresponding to four levels and a 6 bits module address corresponding to 64 modules which can operate with I/O interrupt. Two of the 64 module addresses are restricted: The address 00 will not be recognized because it correspond to no module is sending interrupt and the address 63 which is used by the MBC when its internal interrupt queue is full and it therefore has to queue the interrupts directly on the Main Bus.

When an I/O module will transmit an interrupt  
it start with priority bits and continue with  
the address bits ref. timing diagram fig. 3.

## MASTER CLEAR

The Master Clear signal MC(H) is generated by the Main Bus Controller when power is switched on or when commanded by the CPU. The signal is active high and have a width of min. 10 ms ref. fig 4.




Fig.4

When the I/O modules recognize a Master Clear they have to reset all there internal functions to the start up condition.

The memory modules may not use the Master Clear signal, but only the power up sequence for re-setting.

## DATA LINES

The data communicated on the CR80 Main Bus are 16 bits + 2 parity bits. The data lines are bidirectional controlled by the R/W (L/H) line. When R/W (L/H) is logic "0" during a data transfer the addressed module have to control the contents of the data lines. If the addressed module is a memory module the contents of the parity lines correspond to odd parity for both Up and Lp. Lp referring to data bits 0-7; DA0 Lsb and Up referring to 8-15; DA8 Lsb. During byte transfer on the Main Bus both Up and Lp have to be correct without regard to the addressed byte.

If the addressed module is an I/O module the contents of the parity lines are ignored which means that the I/O modules do not operate with parity.

For the timing specification on the Main Bus data lines ref. Main Bus Communication, fig. 6 and fig. 7.

## Address Lines

21 lines AD0 - AD19 and R/W (L/H) are used to specify the address and the function of the data transfer. The address source is the CPU - or DMA modules.

Read/write R/W (L/H) specify the data source/destination if low the source is the addressed module if high the addressed module is the data destination. AD19 & AD18 specify whether the module is an I/O or a Memory module ref. table on the next page.



AD19	AD18	Data Source / Destination
0	0	I/O module
0	1	lower byte DA0 - DA7
1	0	upper byte DA8 - DA15
1	1	Word DA0 - DA15

Memory  
module

During memory transfer AD0 - AD17 is the word pointer (AD0; LSB), corresponding to 256K word. During I/O transfer AD17 is used for separation of Sense I/O (SIO), Control I/O (CIO) and Read I/O (RIO), Write I/O (WIO), the table below specify the bit pattern and the corresponding function during I/O. AD16 is undefined when an I/O transfer take place.

R/W (L/H)	AD17	Function
0	0	SIO
0	1	RIO
1	0	CIO
1	1	WIO

The remaining part of the address field AD15 - AD0 is used for addressing of a specific module, Submodule or/and instruction for the addressed module. The address bits AD0 - AD5 is used as module address and correspond to the six LSB in the I/O interrupt code while the remaining address bits AD6 - AD15 can be used as subaddress or instruction. This I/O addressing scheme means that there can be 1K I/O modules within one module address if the modules do not operate with interrupt.

The table below specify the address field and the functions.

R/W	(I/H)	19	18	17	16	15	AD	6	5	0	FUNCTION	MODULE
0		0	0	0	0	SUB ADDRESS OR INSTRUCTION				MODULE ADDRESS	SIO	I/O
0		0	0	1	0						RIO	
1		0	0	0	0						CIO	
1		0	0	1	0						WIO	
0		0	1	WORD ADDRESS, ADD0 : LSB							READ LOWER BYTE	MEMORY
1		0	1								WRITE LOWER BYTE	
0		1	0								READ UPPER BYTE	
1		1	0								WRITE UPPER BYTE	
0		1	1								READ WORD	
1		1	1								WRITE WORD	

### TRANSFER CONTROL SIGNALS

Two signals are used for controlling the transfer on the Main Bus; Transfer Request TRQ(L) and Respons RS(L). TRQ(L) is issued from the address sourcing module (CPU/DMA) and RS(L) is issued from the addressed module I/O/Memory).

The handshaking procedure for the signals is specified in fig. 5 below, for the timing requirements ref. Main Bus Communication, fig. 6 and fig. 7.




Fig. 5

## MAIN BUS COMMUNICATION

This part describe the timing specification for the two different module types connected to the CR80 Main Bus, the address sourcing modules (CPU/DMA) and the address destination modules (I/O / Memory).

### Address Sourcing Modules:

The CPU's and DMA modules gets control of the Main Bus by requesting the MBC. The signals used for the control of the Main Bus access are Bus Request (BRQ(L)) Bus Grand (BG(L)) and Lock Bus Grand (LBG(L)). When a module wishes the authority over the Main Bus it issue an BRQ(L). When the module receives an BG(L) the Main Bus is free and the module can execute its transfer on the Bus. If the module operates with semaphore the signal LBG(L) can be issued and on that way lock the Main Bus authority to the module so that more than one Main Bus transfer can be executed uninterruptable. The signal used for the Main Bus Authority Control is not located on the Main Bus but are seperate wires from the Main Bus Controller to the address sourcing modules. The timing diagram fig. 6 specify the relationships between the different signals involved during a Main Bus transfer. If TRQ(L) is active more than 4 us the MBC will disable BG(L) and thereby terminate the transfer. This shall be detected in the module as a time out. If a module recognize a BG(L) without requesting the Bus BRQ(L) it may not start a transfer, that means the modules shall disable the effect of BG(L) until requesting for the Bus.


The modules which sense on the Main Bus address lines are seperated in two different types, the I/O modules and the memory modules with regards to the Main Bus timing there is no different in the two types. The timing diagram fig.7 specify the relationship

between the different signals involved in the  
Main Bus transfer.


Timing Specifications for Address Destination Modules.

Fig.7

Write Timing




Read Timing




Timing Specifications for Address Destination Modules.

Fig.7

Write Timing



Read Timing



CR80 SUB BUS



CR80 SUB BUS

The CR80 Sub Bus is a local bus which is not distributed throughout the system, but used for interconnection of a limited number of modules. There is no specific limit on the number of Sub Buses in a CR80 system. The Sub Bus is a semi synchronous bus where the address and the data are multiplexed on the same lines. The following different modules can be connected to the Sub Bus, memory modules, Func modules, DMA & CPU modules.

There can in the standard configuration be connected two address sourcing modules i.e. CPU & DMA, two CPU's or two DMA channels to one bus. The number of address destination modules i.e. memory, func modules are limited by the physical dimension of the Sub Bus print board. The maximum length of the bus is 172mm corresponding to ten connector positions.

The Sub Bus consist of a printer circuit board equipped with 48 poled print connector for interconnection of the modules, the pin configuration of the connector is specified in table 1.

The Sub Bus carries, beside the signals relevant for data transfer ( SB0 - SB23, ATR(L), DTR(L), FEN(L), MRS(L) & FRS(L) ), some signals used for system control:

The system control connections are described in the section System Control Connections.





CR80 SUB BUS

48 Pin Connector Pin Assignment

sign/date

page

repl

project

Pin no.	Signal Description	Pin no.	Signal Description	Pin no.	Signal Description
1a	<del>BG (L)</del>	1b	GND	1c	<del>BRQ (L)</del>
2a	SB2	2b	SB1	2c	SB0
3a	SB5	3b	SB4	3c	SB3
4a	SB8	4b	SB7	4c	SB6
5a	SB11	5b	SB10	5c	SB9
6a	SB14	6b	SB13	6c	SB12
7a	SB17	7b	SB16	7c	SB15
8a	SB20	8b	SB19	8c	SB18
9a	SB23	9b	SB22	9c	SB21
10a	GND	10b	GND	10c	<del>CC (H)</del>
11a	<del>LBG (L)</del>	11b	<del>PO</del>	11c	<del>INT (L)</del>
12a	<del>CPI (L)</del>	12b	<del>TI (L)</del>	12c	<del>PI</del>
13a	SRQ2	13b	FRS (L)	13c	MRS (L)
14a	DTR (L)	14b	FEN (L)	14c	SRQ1
15a	ATR (L)	15b	GND	15c	GND
16a	AUX1	16b	AUX2	16c	AUX3



SUB BUS ELECTRICAL INTERFACE SPECIFICATIONS

The levels for all the Sub Bus signals are normal TTL logic levels i.e. :

High level:  $2.0V < V_H < 5.0V$

Low level:  $0 V < V_L < 0.8V$

The specifications below are for the numerical current values allowed for one module connected to the Sub Bus:

ADDRESS & DATA LINES

SB0 - SB23

3 - state signals with the following requirements:

Drivers:  $I_{OH} \geq 5.2mA$   
 $I_{OL} \geq 16.0mA$   
 $I_{0 \text{ off}} \leq 100 \text{ uA}$

Receivers:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 0.5mA$   
(1)  $I_{IL} \leq 2.0mA$

Note: This low level input current is only allowed when the module is addressed or if it is an address sourcing module i.e. CPU or DMA.

TRANSFER CONTROL SIGNALS

ATR(L), DTR(L), MRS(L), FEN(L), FRS(L).

Open collector or 3 - state enabled when active signals with the following requirements:

Drivers:  $I_{OL} \geq 40 \text{ mA}$   
 $I_{OH} \leq 100 \text{ uA}$



Receivers:

Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 2.0\text{mA}$

SUB BUS AUTHORITY SIGNALS

SRQ 1(L) & SRQ 2(L)

Open collector - or 3 - state enabled when active, signals with the following requirements:

Drivers:  $I_{OL} \geq 40 \text{ mA}$   
 $I_{OH} \leq 100 \text{ uA}$

Receivers:

Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 4.0\text{mA}$

AUXILIARY SIGNALS

The three auxiliary signals Aux 1 - Aux 3 is available for special use in the system and therefore not specified in this document.

SUB BUS INTERFACE FUNCTIONAL DISCRPTION

The following paragraphs describes the interface from a functional point of view. Furthermore the timing specification for the signals are included in the timing diagrams.

The communication on the Sub Bus is devided in two phases; the address - and the data phase. When data is communicated between a memory module and a DMA/CPU the address is transferred to the memory in the address phase and the data to/from the memory in the data phase. If the communication is between a func module and a CPU module only the data phase is used.

Control of the Sub Bus lines SB0 - SB23 is carried out by the signals ATR(L) (address phase) and DTR(L) or FEN(L) (data phase). The specification for the different



Sub Bus lines is as described in the table 2 overleaf.

The func module communication can be carried out in more different ways. During the data phase the CPU can transfer/receive data from the func modules controlled by SB18 - SB23. If the data communication is between the func and the memory this two module types can be linked together so that data to/from the two modules can be carried out in one bus cycle.



TABLE 2

PIN NO.	SIGNAL NAME	FUNCTION			
		ADDRESS PHASE		DATA PHASE	
c2	SB 0	Add.	0	(LSB)	DAT 0 (LSB)
b2	SB 1	Add.	1		DAT 1
a2	SB 2	Add.	2		DAT 2
c3	SB 4	Add.	3		DAT 3 } LB
b3	SB 4	Add.	4		DAT 4
a3	SB 5	Add.	5		DAT 5
c4	SB 6	Add.	6		DAT 6
b4	SB 7	Add.	7		DAT 7 } LB
a4	SB 8	Add.	8		DAT 8 } LB
c5	SB 9	Add.	9		DAT 9
b5	SB 10	Add.	10		DAT 10
a5	SB 11	Add.	11		DAT 11 } UP
c6	SB 12	NV			DAT 12
b6	SB 13	NV			DAT 13
a6	SB 14	NV			DAT 14
c7	SB 15	Add.	18		DAT 15 } UP
b7	SB 16	Add.	19		LP
a7	SB 17	R/W (L/H)			UP
c8	SB 18	Add.	12		FAdd. 0
b8	SB 19	Add.	13		FAdd. 1
a8	SB 20	Add.	14		FAdd. 2
c9	SB 21	Add.	15		FCont. 0
b9	SB 22	Add.	16		FCont. 1
a9	SB23	Add.	17		FCont. 2



SUB BUS ADDRESS SOURCING MODULE TIMING

The address sourcing modules connected to the CR80 Sub Bus i.e. CPU/DMA modules shall observe the specification description under memory and func modules as well as the specification for Sub Bus authority control ref. fig. 1.

ADDRESS PHASE

In the address phase the Sub Bus lines is used for memory addressing, table 3 below specify the function, and the timing specification is described in the section Sub Bus Communication.

TABLE 3

R/W (L/H)	ADDRESS BITS				FUNCTION
	19	18	17	0	
0	0	0	MEMORY WORD ADDRESS ADD 0: LSB		NOT ALLOWED
0	0	1			READ LOWER BYTE
0	1	0			READ UPPER BYTE
0	1	1			READ WORD
1	0	1			WRITE LOWER BYTE
1	1	0			WRITE UPPER BYTE
1	1	1			WRITE WORD

The contents of the signals SB12 - SB14 during the address phase is undefined.



Timing Diagram for Sub Bus Authority Control




Fig. 1





### DATA PHASE

In the data phase the Sub Bus signals are used for transferring the data between the different modules, and at the same time the signals SB18 - SB23 are used for addressing and control of the func modules connected to the bus (F Add 0 - 3) & (F Cont. 0 - 3). This func addressing scheme means that up to eight func modules each with eight control function can be connected to one Sub Bus.

The data word consist of 16 bits + 2 parity bits, one for lower byte L P and one for upper byte U P. The parity used is odd and both parity lines have to be valid during all Sub Bus transfers, byte as well as func transfer.

### SUB BUS COMMUNICATION

This part specify the timing relationship and the handshaking procedure for the Sub Bus signals.

When a address sourcing module will start a transfer on the bus it must first get the control of the bus by use of the two signals Sub Bus Request 1 & 2 (SRQ 1(L), SRQ 2(L)). The two DMA/CPU modules which can be connected to the bus can each driver one of the lines and use the other, to detect whether the other module is transferring on the bus or not. The DMA/CPU modules connected to the Sub Bus shall have a switch so that it can be selected which of the two SRQ signals it can control.

The module which control SRQ 2(L) has the highest priority, meaning that if SRQ 1(L) and SRQ 2(L) is issued simultaneously from the two modules, it is the module driving SRQ 2(L) there will get the authority over the bus. Timing diagram fig. 1 defines the handshaking procedure and the timing specification for the SRQ signals. The modules have to make the decision whether to access the bus or not on the falling edge of Ø4.



When a module has got the Sub Bus authority it shall start the transfer as soon as possible. The preferred transfer start is at the falling edge of  $\phi_4$  when it recognize it has the authority over the bus. The bus authority shall if possible be released by disabling SRQ as soon as the module recognize the respons signal from the addressed module so that no overhead time exist on the Sub Bus.

When a DMA/CPU will access a memory module it starts the sequence by issuing its SRQ and when it gets the Sub Bus authority it transfer the memory address and R/W signals to the bus and for the phase definition the address transfer signal ATR(L). When the addressed modules detect this condition it at once, respons with the memory respons signal MRS(L). The memory modules has to respons very quickly because the CPU's if it do not detect a MRS(L) in the address phase, has to start up a transfer on the Main Bus.

When the address sourcing module has detected MRS(L) it start the data phase by issuing DTR(L) and dependent of the state of SB17 R/W (L/H) in the previously address phase the memory module or the CPU/DMA module transfer the data information to the bus lines SB0 - SB17.

When the memory module has accepted the data transfer it again respons by the signal MRS(L) and the address sourcing module terminates the data phase by releasing DTR(L) and if no further transfer is wanted SRQ. If the memory do not respons DTR(L) with MRS(L) within 4us the module shall terminate the transfer and recognize it as a Time Out.

Timing diagram fig. 2 specify the handshaking procedure for this transfer mode (CPU $\leftrightarrow$ Mem.)



A CPU to/from func module transfer is started by SRQ but there is no address phase as during memory transfer. When the CPU get the authority over the Sub Bus it transmit a Func Enable FEN(L) and the six bit SB18 - SB23, specifying the func module and the function, to the Sub Bus and dependent of the function the remaining part of the signals SB0 - SB17 will be driven from the CPU or the func module.

If the addressed module has not responded within 4us it will be interpreted as a time out condition. Timing diagram fig. 3 specify the handshaking procedure for the Sub Bus transfer mode CPU $\leftrightarrow$ Func.

The last possible transfer types on the Sub Bus is the transfer of data between memory and func modules. This transfer start with an address phase where the actual memory module is set up, and dependent of the transfer direction the signal DTR(L) or FEN(L) is issued and when the CPU detects the corresponding respons it transfer the opposite signals to the bus and terminates the transfer when the last issued signal is responded. The time out is detected when one of the signals DTR(L) and FEN(L) has been active more than 4us.

Timing diagram fig. 4 & 5 specify the handshaking procedure for the Sub Bus transfer mode Func $\leftrightarrow$ Mem.



Sub Bus Transfer CPU/DMA → Memory




Fig. 2



Sub Bus Transfer CPU → FUNC




Fig. 3



Sub Bus Transfer FUNC → Memory




Fig. 4



Sub Bus Transfer Memory → FUNC





Fig. 5



SUB BUS MEMORY TIMING

This section describes the timing specification for memory modules connected to the CR80 Sub Bus. The communication on the Sub Bus is semisynchronous, meaning that the address transfer from the address sourcing modules and the response from the memory have to be issued on the edge of the master timing frequency  $\phi_4$ , the remaining specification is asynchronous. The memory address and the address transfer signal ATR(L) issued from a CPU/DMA will be within the timing limits specified in fig. 6 below.



$0 < T_{ATR} < 25\text{ns}$

$0 < T_{AD} < 35\text{ns}$

Fig. 6





When a memory recognize its address and ATR(L) it has to respons immediatly with MRS(L) and store the address so that it can be used during the data phase. The timing specification for the memory re- spons on an ATR(L) is specified in fig. 7 below.




Fig.7

The data phase can be started immediately after the address phase or it can be delayed, if it is a func→memory transfer, until the func module has responded and the data from the func is transferred to the Sub Bus, therefore the data phase is asynchr- onous and not locked to the signal Ø4 seen from the memory. The specification for the data phase is shown in fig. 8 for memory read and in fig. 9 for memory write.



Memory\_Read




Fig. 8

Memory\_Write




Fig. 9



FUNC TIMING

The Func modules do only use the data phase on the Sub Bus because of the lines SB18 - SB23 are restricted for func addressing and control during this phase. For the handshaking two separate signals are used so that the func module and a memory can be linked together in the data phase. The timing diagrams fig. 10 specify the func out timing and fig. 11 specify the func in timing.

Func. Output Timing




Fig.10

Func. Input Timing





Fig.11









I klasse



CHRISTIAN ROVSING A/S

CR8001 Instructions  
X2F, DP6 Instruction;  
Modify, increment; decrement;

Doc No.	751017	Rev.	2	V6
Doc No.	HØH	Doc No.	751224	770419
3-1677				
1/36				



NB: MOVL  
Load double cannot be modified,  
since test on flag 2 in 1.03  
will interpret this instruction  
as a modify instruction.





CHRISTIAN ROVSING A/S

CR8001 Instructions  
skip, jump base ind. prog rel,  
load, load double, add




Date	751017	Drawn	BØH	Part no	3-1677	Rev	V6	V9
Drawn	BØH	Part no		Rev			770429	770622
Part no		Rev					JHØ	JHØ
Rev								

II *klasse*



 CHRISTIAN ROVSING A/S	Date: 24.nov.'75 Drawn: HØH	Part no: 3-1677	Date: Drawn: Part no: Part no: 3 of 36 sheets	
	CR8001 INSTRUCTIONS LOAD PARM., JUMP PROG RELATIVE	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	
	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:
	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:
	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:	Date: Drawn: Part no: Part no:


klasse



CHRISTIAN ROVSING A/S

CR8001 INSTRUCTIONS  
I/O : INPUT / OUTPUT

Date	Approved	Date	Approved
16. oct. '75			
Drawn HØH			
Parts no.	3-1677		
Drawing	Sheet 4 of 36 sheets		



1 OPR IN  
 W1,TD1, DR  
 1 OPR ADDR  
 in AR

1 OPR IN W1  
 2 OPR IN  
 TD1,DR  
 1 OPR ADDR  
 LOST  
 2 OPR ADDR  
 IN AR




CHRISTIAN ROVSING A/S

CR8001 INSTRUCTIONS  
 X, R, XX, XR, RX, RR INTRODUCTIONS

Date	16.oct '75	Author		Date	
Drawn	HØH	Checked		Approved	
		3-1677			
		5-36			





CHRISTIAN ROVSING A/S


CR8001 Instructions

Stack; Unstack; Move Const; Jump on  
Operand.

Serial	751016	Approved	Issue	2	V6
Date	751016		Date	751124	770429
Drawn	BØH		Approved		
Part no					
Print no					

3-1677

Sheet 6 of 36 sheets



NB: 16 bit shift operands are handled in W1  
 32 bit shift operands are handled in Q con W1

The 16 bit half of a 32 bit operand addressed by the instruction is the least significant part. The most significant half is fetched from the higher neighbor address to the least sign. part.



CHRISTIAN ROVSING A/S


CR8001

INSTRUCTIONS : SHIFT SINGLE/DOUBLE

Date	Approved	Date	Approved


3-1677


3-1677





Reserve,  
Release  
Semaphore bit.

4/5 Move XR-XR

 CHRISTIAN ROVSING A/S	CR8001 Instructions Extract, Setbit, Reserve-Release Sem. Move XR-XR	Date 751016 Drawn HØR	Part no 3-1677	Sheet 8 of 26 sheets
	Date Drawn Part no	Approved Date Approved	Date Approved	Date Approved
	Date Drawn Part no	Approved Date Approved	Date Approved	Date Approved
	Date Drawn Part no	Approved Date Approved	Date Approved	Date Approved



 CHRISTIAN ROVSING A/S			
CR8001 Instructions Skip on bit & word; sign extend	Date 751016 Drawn BØH Part no	Approved Date Sheet 9 of 36	V6 770429 JHØ
		3-1677	



RESTORE X2 FIELD IN  
OPREG. (DST. DESIGN-  
ATION)


RESTORE DST REGISTER  
(AUTOMEREMENTED)  
TEST MODIFY



CHRISTIAN ROVSING A/S



CR8001 INSTRUCTIONS  
MOVE MULTIPLE WITH AUTOINCR.

Subst	Date	2.dec '75	Approved	Issue
Drawn	HØH			Approved
Parts no		3-1677		
Printed on		Sheet 10 of 36 sheets		



CHRISTIAN ROVSING A/S







CR8001 INSTRUCTIONS FUNCTION MODULE INSTR.	Date	17 oct '75	Part no	3-1677	Issue	
	Drawn	HØH	Drawn		Date	
	Part no		Part no		Approved	
	Drawn		Drawn			
	Part no		Part no			



CHRISTIAN ROVSING A/S

CR8001 INSTRUCTIONS  
SETBIT, CLEARBIT XR XR  
PUT MASKED XR X.

Start		Approved		Issue	
Date	17. oct '75			Date	
Drawn	HØH			Quantity	
Parts no		3-1677			
Print no		Sheet 12 of 36 sheets			



CHRISTIAN ROVSING A/S

CR8001 INSTRUCTIONS

1 NCR. 2 OPR. DECR. 2 OPR., EXCH. 2 OPR.  
EXOR; MULTIPLY; DIVIDE.

Scale		Approved		Scale	V6
Date	17. Oct. '75			Code	770429
Drawn	HØH			Approved	JHØ
Parts no.		3-1677			
Print no.		Sheet 13 of 36 sheets			



MUL XR, X


MUL

I/F: 1. op in W1  
 2. op in TD1  
 2. op addr. in AR.


Destination + Destination \* source  
 The result is stored in X, X+1.  
 MSW being X+1.

ASHIFT : MUL selects AW1  
 and sets up :  $\overline{S\bar{O}V} \rightarrow SRM$   
 $SRL \rightarrow SQM$


TM:0  
MM:0




TM:0  
MM:1



TM:1  
MM:0



TM:1  
MM:1



CHRISTIAN ROVSING A/S

CR8001 MP  
 MULTIPLY


Date	750819	Approved	Issue
Drawn	JHØ		Date
Parts no		3-1677	Approved
Part no		14 26	

54.70.0  
 AMASK : BIT 0  
 XR1 + D  
 Q + BR(XR2)

54.70.1  
 TD2 + EPRPC  
 EPRPC + AW1  
 INC X2

54.70.2  
 BW1 + AR(XR2)

54.70.3  
 BW1, Q +  
 (BW1 - APRPC) + 1.S  
 TEST SIGN



	ENTRY	EXIT
W1	DIVISOR	DIVISOR
R(XR2)	DIVIDEND, LOWER	QUOTIENT
R(XR2+1)	DIVIDEND, UPPER	REMAINDER







Assume positive operands, where (dividend, upper) < divisor + 2<sup>16</sup>



CHRISTIAN ROVSING A/S

CR8001  
 DIVIDE

Scale	Approved	Issue	V6
Date		Date	770429
Drawn		Approved	JHØ
Part no	3-1677		
Print no	Sheet 15 of 36 sheets		



CHRISTIAN ROVSING A/S

CR8001 INSTRUCTIONS

ADD, ADD WITH CARRY, SUB, SUB WITH  
BORROW, AND, OR.

Scale	Approved	Issue
Date	17 oct '75	Date
Drawn	HØH	Approved
Parts no	3-1677	
Printed	Sheet 16 of 36 sheets	

1	0	1	1	0	DP 10
---	---	---	---	---	-------

 JMP M + L10  
 + = 1, - = 0

VI

6.1

Q ← MBASE-BASE  
 TEST +/-, MOD

NOMOD

MOD

6.2

-  
 AMASK : DP10  
 AR, PRPC ← PRPC-D  
 TI1 → D  
 M(ALS) → TI2

6.3

+  
 AMASK : DP10  
 AR, PRPC ← PRPC+D  
 TI1 → D  
 M(ALS) → TI2

6.4

-  
 AMASK : DP10  
 PRPC-D → PRPC  
 TI1 → D

6.5

+  
 AMASK : DP10  
 PRPC+D → PRPC  
 TI1 → D

6.10

FNI  
 JZR

6.6

PRPC+Q → PRPC, AR  
 M(ALS) → TI2

6.7

TOGGLE MOD  
 MBASE → BASE



CHRISTIAN ROVSING A/S

CR8001, MP  
 CLASS VI

Date	770620	Approved	Issue	1
Drawn	JH0		Date	770620
Parts no			Approved	JH0
			3-1677	
			Sheet 17 of 36 sheets	

1/a +/-

1/a 1 0 0 1	R	DP8
-------------	---	-----

1/a 0 1 0 1	R	DP8
-------------	---	-----

1 : 0, a : 1, + : 1, - : 0.

LOAD/ADD IMMEDIATE


1: R<sub>0-7</sub> ← DP8 + MODIFY

a: R<sub>0-7</sub> ← R<sub>0-7</sub> ± DP8 + MODIFY

*class*

7

SHEET 18



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS VII

Date	750820	Approved	Issue
Drawn	JHØ		Date
Parts no		3-1677	Approved
Print no		Sheet 18 of 36 sheets	


+	1	0	1	1	1	RT	DP8
---	---	---	---	---	---	----	-----

JUMP RELATIVE

RT<sub>4-6</sub> + LOC+1-PROG; RT = 00: NO RETURN REG.

LOC + LOC+1 ± DP8 + MODIFY

8  
↓  
A  
klasse



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS VIII

Drawn	750920	Approved		Date	
Drawn	JHØ			Approved	
Part's no		3-1677			
Print no		Sheet 19 of 36 sheets			

1/3

1 1 1 1 1 1 RT DP8

JUMP INDIRECT

RT<sub>4-6</sub> ← LOC+1-PROG ; RT = 00: NO RETURN REGISTER

LOC ← PROG+MEM (PROG + DP8 + MODIFY)


1/3

1 0 0 1 1 R DP8

LOAD PROG PAGE ZERO

R<sub>0-7</sub> ← MEM (PROG + DP8 + MODIFY)

9 klasse



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS IX

Scale		Approved		Issue	
Date	750820			Date	
Drawn	JHØ			Approved	
Parts no		3-1677			
Print no		Sheet 20 of 26 sheets			

1 1 0 0 0	R	DP8
-----------	---	-----


SUBTRACT ONE AND BRANCH ON NON ZERO

$$R_{0-7} \leftarrow R_{0-7} - 1$$

IF  $R_{0-7} = 0$  THEN LOC  $\leftarrow$  LOC+1

ELSE LOC  $\leftarrow$  LOC+1 - DP8+MODIFY

10 class



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS X

Drawn		Approved		Issue	
Date	750820			Date	
Drawn	JHØ			Approved	
Parts no		3-1677			
Printed on		Sheet 21 of 36 sheets			



11

1110 0110 RAM

EXECUTE RAM

11.1

PX ← OP<sub>4-7</sub>  
JPX  
SET: ROM → RAM

EXECUTE RAM INCLUDES JUMP TO u-LOCATION :

11 RAM

N8: The Microram destination address is determined as the column designed by the inverted 4 bit RAM field in the EXECUTE RAM instruction; and the row always being # 3.



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS XI

Scale		Approved		Issue			
Date	750806			Date			
Drawn	JHØ			Approved			
Part's no		3-1677					
Print on		Sheet 22 of 36 sheets					

MODC

NN  

1	±	1	0	0	1	00	DP8
---	---	---	---	---	---	----	-----

Modify:                      MODIFY + MODIFY ±DP8

1	±	1	0	0	1	01	DP8
---	---	---	---	---	---	----	-----

Modify shifted 4:              MODIFY + MODIFY ±(DP8) ±4

m/m  

0	1	0	1	0	1	10	DP8
---	---	---	---	---	---	----	-----

Modify shifted 8:              MODIFY + MODIFY +(DP8) ±8

1	1	1	0	0	0	11	DP8
---	---	---	---	---	---	----	-----

Jump Base Indirect:          LOC ← PROG+MEM(BASE+MODIFY+DP8)


m/m  

1	0	1	0	0	1	10	DP8
---	---	---	---	---	---	----	-----

Monitor Call:                  R7 ← LOC+1-PROG  
 DP8:0-63:                      LOC + 63  
 DP8:64-127:                    LOC + MEM(DP8)  
 DP8:128-255:                   LOC + DP8

*class*

12.




CHRISTIAN ROVSING A/S

CR8001 MP  
 CLASS XII

Scale	Approved	Issue
Date 750820		Date
Drawn JHØ		Approved
Part no		
Print no	Sheet 23 of 36 sheets	

MONITOR CALL



CHRISTIAN ROVSING A/S


CR8001 MP  
CLASS XII

Scale	Approved	Issue	V6	V9
Date 750820		Date	770429	770621
Drawn JHØ		Approved	JHØ	JHØ
Parts no	3-1677			
Print no	Sheet 2 of 26 sheets			

X2	DP6	0 1 1 1 1 0	R
X2	DP6	1 0 0 1 0 0	R

LOAD BYTE  
STORE BYTE

13 klasse



CHRISTIAN ROVSING A/S

CR8001  
MOVE BYTE

Sheet	770601	Issue	2
Date	JHØ	Date	770601
Author	JHØ	Approved	JHØ
Part no			
Sheet no	3-1677		
	Sheet 25 of 36 sheets		

LOAD: 0 1 1 0 1 | R | DP8

STORE: 0 1 1 1 0 | R | DP8

LOAD/STORE BASE RELATIVE

$R_{0-7} \pm \text{MEM (BASE + MODIFY + DP8)}$

0 0 1 0 1 0 0 | DP8  
0 0 1 0 1 0 1 | DP8

BASE INDIRECT


PROG INDIRECT

MODIFY BASE/PROG INDIRECT

$\text{MODIFY} \leftarrow \text{MODIFY} \pm \text{MEM (BASE/PROG + DP8)}$

14 klasse

14.1 MASK : DP8 1 0000 00 0F  
D ← T11  
AR, Q ← MBASE + D  
JPX PROM 2



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS XIV

Scale		Approved		Issue	V6
Date	750821			Date	770429
Drawn	JH0			Checked	JH0
Parts no		3-1677			
Print no		Sheet 26 of 36 sheets			

1 0 1 1 1 1 0 0

REM 1

1 0 1 1 1 1 0 1


REM 2

1 0 1 1 1 1 1 0

REM 3

*(15) Klasse*

$7 \cdot \text{BASE} + 0002$   
 15.0.1 MASK : BIT1  
 $W2 \leftarrow D$   
 $PR \leftarrow XR1$   
 JPX PROM2



*Sheet 36 15.3.2*

REM1: XR, BASE + MODIFY  
 REM2: XR, BASE  
 REM3: DP;

NB. HERE WE GET THE NEXT INSTRUCTION AND THE  
 CURRENT INSTRUCTION BECOMES DESTROYED.




CHRISTIAN ROVSING A/S

CR80C1 MP  
 CLASS XV

Sheet		Approved		Drawn	1
Date	78 - 05 - 18	E		Date	78-05-18
Drawn	JHO/LJA			Project	
Parts no					

*3-1677*


*27 26*



CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS XV

Issue	1	Approved		Issue	1
Date	78-05-18	E		Date	78-05-18
Drawn	JHØ/LJA			Approved	
Part no					
Print no			3-1677		
			28 of 36 sheets		




CHRISTIAN ROVSING A/S


CR8001 MP

CLASS XV


Date	78 - 05 - 18	Approved		Issue	1
Drawn	JH0 / LJA			Date	78-05-18
Part no				Approved	
			3-1677		
			29		







 <b>CHRISTIAN ROVSING A/S</b>		Scale		Appr. 01		Issue		1	
		Date	78 - 05 - 18	E		Date	78 - 05 - 18		
CR8001 MP CLASS XV		Drawn		JHØ / LJA		Approved			
		Parts no		3-1677		Front no		30 of 26 sheets	

Sheet 26



PRPC: FE92  
 JZR = OF 90  
 TD1 = OF 70

 <b>CHRISTIAN ROVSING A/S</b>							
Scale		Approved		Issue	4	V6	
Date	750821			Date	751031	770429	
Drawn	JHØ			Approved	JHØ	JHØ	
Parts no		3-1677					
Printer		Sheet 31 of 36 sheets					
CR8001 MP CLASS XV							




CHRISTIAN ROVSING A/S

CR8001 MP  
CLASS XV

Scale		Approved		Issue	V6
Date				Date	770429
Drawn				Approved	JHØ
Parts no		3-1677			
Print no		Sheet 32 of 36 sheets			


# Interrupt klassic



CHRISTIAN ROVSING A/S

CR8001 MP  
INTERRUPT


Issue		Approved		Issue	V6
Date	750822			Date	770429
Drawn	JHØ			Approved	JHØ
Parts no		3-1677			
Printed		Sheet 33	of 36		



CHRISTIAN ROVSING A/S

CR8001  
IO INTERRUPT

Scale		Approved		Issue	V6
Date				Date	770429
Drawn				Approved	JHØ
Parts no		3-1677			
Print no		Sheet 34 of 36 sheets			



- CPU MESSAGE
- 1) 

1	0	0	0
---	---	---	---
  - 2) 

1	-pointer#0-
---	-------------
  - 3) 

0	0	0
---	---	---


ad 1.  
Reserved call with no message.


ad 2.  
Reserved call with message.

ad 3.  
Unreserved call.

CHRISTIAN ROVSING A/S			
CR8001  CPU INTERRUPT	Scale	Approved	Scale <b>V6</b>
	Date	Date	Date <b>770429</b>
	Draw	Drawn	Drawn <b>JHØ</b>
	Parts no	3-1677	
Print no	Sheet <b>35</b> of <b>36</b> sheets		

load til 01111111



 <b>CHRISTIAN ROVSING A/S</b>	Date: _____ Drawn: _____ Part no: _____ Project: _____		Approved: _____ Date: _____ Issue: _____ 3-1677 Sheet 36 of 36	
	CR8001 MP INTERRUPT		Date: _____ Issue: _____ Approved: _____	

1. GENERAL DESCRIPTION


The MPB contain the circuit necessary for decoding of the CPU instructions into micro instructions and thereby controlling of the entire CPU.

The MPB is a standard CR80 PCB without edge connector for the Main Bus connection, because the connection to the other part of the CPU module is carried out by means of flat cables for the signal flow and two discreet wires for the power input +5V & GND. The MPB is connected to the Arithmetical Logical Board and the primary input to the board is the 16 bits width I-BUS and the different timing signals used for synchronization of the  $\mu$  steps, the outputs are the Micro Program Data (MDAT) and signals determined from these. The MPB contain different functional and logical blocks ref Block Diagram. The instructions are stored in the OP register which consist of a counter section and a latch section. Decoding of the instruction, and thereby addressing of the MDAT is carried out by a Micro Program Control Unit (MCU), and different PROM's and selectors which are used for testing the different conditions for determining the next Micro Program Address (MPA). The MPA is the address input to the Micro Programm PROM or the optional Micro Program RAM. The address output from the MCU is 9 bits width corresponding to the number of  $\mu$ PROM words: 512 words, the  $\mu$ RAM contain only 64 words and use the 6 least significant bits of the address field when in the execution mode and the 9 least significant bits of the OP register for loading of the RAM. The micro word is 48 bits width, meaning that three 16 bits words from I-BUS have to be loaded into the  $\mu$ RAM for generation of one micro word.




Beside the function directly related to the Micro Program Control & Memory the MPB contain a mask circuit which operate on the I-BUS and the selectors for selection of the 2 x 4 bits ALU addresses.


F-MPC-1 Micro Program Memory Control  
L-OR-1 OP Register



L-FC-1 Flag Control




L-FBS-1 Feed Back Selectors




L-MS-1 MasR Control




L-PPD-1 OP Pre Decoding




L-MS-1 MasR Control




L-MS-1 MasR Control




F-M & AC-1 Mash & Address Control




F-MPR-1 Micro Program RAM




F-MP-1 Micro PROM




L-MCU-1




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control




L-MS-1 MasR Control



L-MS-1 MasR Control



L-MS-1 MasR Control




L-MS-1 MasR Control



L-MS-1 MasR Control



L-MS-1 MasR Control



L-MS-1 MasR Control




L-MS-1 MasR Control



L-MS-1 MasR Control



L-MS-1 MasR Control



## 2. SPECIFICATION FOR MPB

This specification describe the MPB from a H/W point of view.

### 2.1 Input Power

+5V :  $\pm$  A Without  $\mu$ RAM  
+5V :  $\pm$  A Including  $\mu$ RAM

The power to the PCB is feed through two discreet wires from the ALB. The wires are soldered on stand off-pins on the soldering side of the board.

### 2.2 Mechanical Dimension

The MPB is a standard CR80 PCB with the following dimensions : 183.4 x 280 mm.

Hight of component side : 8 mm  
Hight of soldering side : 8 mm

### 2.3 Input/Output Signals

The input/output signals to the MPB are normal TTL logic levels. The signal are connected to the board via 16 wires flat cables mounted on the soldering side of the PCB. The signal lists section 5 specify the different flat cables.

### 2.4 Micro Memory Area

PROM 512 x 48 bits word  
optional RAM 64 x 48 bits word

For the PROM contents ref version description document for the actual CPU P/N.

MICRO PROGRAM BOARD (MPB)

sign/date	page
GB/780520	
repl	project

2.5

Timing

Cycle time for the MPB is :

minimum 375 ns

maximum  $\infty$  ns

### 3. FUNCTIONAL DESCRIPTION

#### 3.1 Introduction

This description covers the MPB with the optional  $\mu$ RAM feature included and the micro sequences included in the description are taken from the standard CR80 instruction set. If the optional  $\mu$ RAM is not included it is specified in the parts list. For the actual  $\mu$ PROM contents and specification ref section 4 in this document  $\mu$ -PROM TABLES. During this description the Block Diagram for the MPB, has to be used as reference for the different functions and signals description.

#### 3.2 General Description

The different  $\mu$  steps, the MPB has to go through is determined by the contents of the  $\mu$ PROM/RAM, (by means of direct feed back from the output and/or selection of different flag to be tested on) and the instruction loaded into the OP register from the internal CPU open collector bus: I BUS. When the power is switched on the CPU, the MPA will be determined by the signal LD MCU (H) which load the contents of the MCU's secondary & primary instruction bus SX & PX into the MCU address register. The signal LD MCU(H) will at the same time force SX & PX to "0" meaning that the  $\mu$  Program start address is row add.15 & column add.15 (dec). LD MCU(H) can be forced active by the following conditions; CPU clear, Time out & Parity error, therefore the following  $\mu$  step after a LD MCU (H) are used for determining the source for LD MCU. This determination is carried out by testing on the Time out flag and thereby determining the next  $\mu$  step.

If the Time out flag is low it has to be tested once more because the flag contain information about both time out and parity error, in the second test it is time out without parity which is tested, the selection of time out in stead of both time out and parity error as test input, is specified by carry/page control lines from the  $\mu$ PROM, ref MDAT functional description. The  $\mu$  steps which will be taken after the entry in MPA 15.15 is specified in  $\mu$  - Program Flow Chart, which contain the actual  $\mu$  Program included in the CPU.

If the  $\mu$  program is the CR80 standard instruction set the LD MCU forced by a CPU clear, will load the ALU registers and PSW, and after that fetch an instruction specified during the register load. The process load will be terminated by loading, and start of execution of the first instruction from the main memory. The entry in the  $\mu$  program in the first  $\mu$  step of an instruction is determined by the latch part of the OP reg. These nine bits are feed to the PRE PROM, and in the same  $\mu$  step the function code to the MCU AC4 - AC6 is set to JZR (jump to zero row). The remaining part of the function code AC0 - 3 is selected from the four PRE PROM output, meaning that the instructions is divided in 15 different classes, because one of the 16 possible entries is used for interrupt.

The MCU function code JZR is decoded to the signal JZR (H) and this is used to enable test for waiting interrupt (I/O, CPI & Timer).

The enabling is carried out on the ALB, and if there is an interrupt present, the signal DIS PRE (H) will go high and thereby force all one on the output of the PRE PROM and therefore will the interrupt routine be executed in stead of the instruction present in the OP reg. The entry for the interrupt is MPA 0.12 (dec)

because AC0 & AC1 is the inverted output of the PRE PROM.

If the MPA is forced to 0.12 by an interrupt the next  $\mu$ step is used to solve which of the possible interrupt there have generated DIS PRE (H). This is done by selecting CPU INT & TIMER INT as input to the two MCU function bits AC0 & AC1, for the actual  $\mu$ step used in the interrupt routine ref  $\mu$  Program Flow Chart.

If the JZR function result in an instruction decoding, PRE PROM output determined by OP 8-15, POP7, the next  $\mu$ step to be performed is either conditional or unconditional jumps determined by the feed back from the micro program output. The next MPA during instruction execution can be controlled by the OP reg. contents by means of the function input to the MCU AC0 & AC1 or by the PX input either direct from OP4 - 7 or by table look up in PROM 2 where four tables for OP8 - 13 & OP3 are programmed. The SX input is used for jumping direct on either OP8 - 11 or OP4 - 7. When the flag input to the MCU is used for next  $\mu$  MPA control, the input is selected by a part of the OP register 4 bits, and 3 output from the  $\mu$  program. There are eight possible flag input, six containing the information about the ALU, the Time Out signal, and I/O pending specifying whether an interrupt fetch from the MBC is valid or not.

The MPB contain also circuit not directly related to the  $\mu$  program sequences. These are a mask circuit used to enable one bit or bit strings on the I BUS and the selector circuit used to select the source for the ALU register addresses.

MICRO PROGRAM BOARD (MPB)

sign/date	page
GB/780520	
repl	project

The MPB is divided into the following functional blocks:

- F-MPMC-1      Micro Program Memory Control
- F-MP-1        Micro PROM
- F-MPR-1       Micro RAM
- F-M & AC - 1 Mask & Address Control

These functional blocks are described in details in section 3.4 to 3.7.

The micro program output MDAT signals are in section 3.3 described in details.



### 3.3 Description of Micro Program Output MDAT 0 - 47

The 48 outputs from the micro program MDAT 0 - 47 are used for controlling the entire CPU, CR8001/2 or CR8001/3. The signals are divided into the following functional groups.

1. ALU Instructions
2. ALU Address , Shift & Mask Control.
3. Bus & T File Control
4. OP reg & PSW Contol
5. Carry, Page & TO/PE Control
6. Next, MPA Control

The table overleaf shows the MDAT lines and function.

MDAT	FUNCTIONS	MDAT	
0 1 2 3 4 5 6 7	ALS INSTRUCTIONS		
8 9 10 11 12 13	MCU INSTRUCTIONS F,B AC0-4 FB CONTROL AC0-4	9  11 12 13	FLAG SELECT PROM
14 15	(AC2) } (AC3) } MCU F.B		
16 17 18 19 20	BUS AND T-FILE CONTROL		
21 22 23	CARRY, PAGE AND TIME OUT/PARITY SELECT CONTROL		
24 25	(AC0) } (AC1) } MCU F.B		
26 27 28 29 30 31	(AA3) } (AA2) } ALS (AA0) } A. ADDRESS SELA } CONTROL SELB } (AA1) }	26 27 28 29 30 31	BIT SEL BIT SEL BIT SEL MASK TYPE MASK SEL (OP/MDAT) BIT SEL } MASK CONT.
32 33 34 35 36	OP-AND PSW CONTROL		
37 38 39	AC5 } AC6 } MCU AC4 } INSTRUCTIONS		
40 41 42 43 44 45	(BA2) } SELA } ALS SELB } B. ADDRESS (BA3) } CONTROL (BA0) } (BA1) }		
46 47	MASK ENABLE XR SEL (SEL SOP)		

### 3.3.1 ALS Instructions

The 8 ALU instruction bits is feed from the MPB to the ALB. The correspondance between the ALU instructions and the MDAT lines is specified in table below.

TABLE 3.3.1

MDAT BITS	5	4	1	6	7	0	2	3
ALU INSTRUCTION BITS	10	11	12	13	14	15	16	17
ALU FUNCTION	INSTRUCTION MODIFIERS			INSTRUCTIONS				

For more detailed specification ref ALB description.

### 3.3.2 ALU, Address & Shift Control, and Mask Control

The 14 bits used for controlling of the ALU addresses A & B and the ALU shift functions together with the mask control are specified in following 3 tables 3.3.2a - c.

ALU Register Addressing:

A address & shift control:

MDAT 26 - 31, 47

TABLE 3.3.2.a

A. ADDRESS SELECT			A. ADDRESS & SHIFT CONT.			
MDAT 47	MDAT 30	MDAT 29	AA3	AA2	AA1	AA0
<i>Ø</i>	0	0	MDAT 26	MDAT 27	MDAT 31	MDAT 28
<i>Ø</i>	0	1	"0"	OP10	OP9	OP8
<i>Ø</i>	1	0	"0"	"1"	OP7	OP6
0	1	1	"0"	OP2	OP1	OP0
1	1	1	"0"	OP5	OP5	OP4

B address:

MDAT 40 - 45, 47

TABLE 3.3.2.b

B. ADDRESS SELECT			B. ADDRESS			
MDAT 47	MDAT 42	MDAT 41	BA3	BA2	BA1	BA0
<i>Ø</i>	0	0	MDAT 43	MDAT 40	MDAT 45	MDAT 44
<i>Ø</i>	0	1	"0"	OP10	OP9	OP8
0	1	0	OP3	OP2	OP1	OP0
1	1	0	OP7	OP6	OP5	OP4
0	1	1	"0"	OP2	OP1	OP0
1	1	1	"0"	OP6	OP5	OP4

## Mask Control:

MDAT 26 - 31, 46 (MDAT 26 - 31 are used for A  
address also).

TABLE 3.3.2.c

MDAT			BIT POINTER				MASK TYPE
46	29	30	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	
1	Ø	Ø	Ø	Ø	Ø	Ø	MASK DISABLED
0	0	0	OP3	OP2	OP1	OP0	LONG MASK
0	0	1	MDAT 26	MDAT 27	MDAT 31	MDAT 28	LONG MASK
0	1	0	OP3	OP2	OP1	OP0	BIT MASK
0	1	1	MDAT 26	MDAT 27	MDAT 31	MDAT 28	BIT MASK

### 3.3.3 Bus & T File Control

Five of the micro program output is used for controlling the CPU's internal bus's I-BUS + T-BUS and the transfer on the external bus Main- and/or Sub Bus. These five signals are: MDAT 16 - 20. A detailed description of the signal is included in the ALB & BIB description.

### 3.3.4 OP Reg & PSW Control

The five bit used for controlling the OP register located on the MPB, are also used for control of the Process Status Word PSW which is placed on the ALB. The function description is covered in the OP register description and in the functional description of ALB.

The five bits are : MDAT 32 - 36.

### 3.3.5 Carry, Page & T0/PE Control

Three bits are used for controlling the input carry to the ALU and to make the proper selection of the 2 page bit used during bus access furthermore the same bits controls the selection of time out and parity error as test input to the MCU. The three bits are: MDAT 21 - MDAT 23.

### 3.3.6 Next MPA Control

For control of the next micro program address, either by direct feed back or by testing on different conditions, is carried out by thirteen bits from the micro program.

These bits are :

MDAT 8 - MDAT 15

MDAT 24 & MDAT 25

MDAT 37 - MDAT 39

The following tables gives a more detailed description of how the relationship and the function of the signals are.

MCU FUNCTION CONTROL AC0 - AC7

TABLE 3.3.6.a

FB CONTROL

						FB			
MDAT8	MDAT10	MDAT13	MDAT12	MDAT11	MDAT9	AC3	AC2	AC1	AC0
1	0	0	0	0	0	MDAT15	MDAT14	"0"	"0"
1	1	0	0	0	0	"1"	"0"	"0"	"0"
0	1	0	0	0	0	MDAT15	MDAT14	R12	R11
	R13					R14			
0	1	0	0	0	1	MDAT15	MDAT14	OP9	OP8
	R13					R14			
0	1	0	0	1	0	MDAT15	MDAT14	TIMERINT(H)	CPUINT (H)
	R13					R14			
0	1	0	0	1	1	MDAT15	MDAT14	MDAT25	MDAT24
	R13					R14			
0	1	0	1	0	0	MDAT15	MDAT14	POP7	R11
	R13					R14			
0	1	0	1	0	1	MDAT15	MDAT14	MDAT25	OP8
	R13					R14			
0	1	0	1	1	0	MDAT15	MDAT14	MDAT25	CPUINT (H)
	R13					R14			
0	1	0	1	1	1	MDAT15	MDAT14	OP15	MDAT24
	R13					R14			
0	1	1	0	0	0	MDAT15	MDAT14	R12	OP3
	R13					R14			
0	1	1	0	0	1	MDAT15	MDAT14	OP9	OP14
	R13					R14			
0	1	1	0	1	0	MDAT15	MDAT14	TIMERINT(H)	MAX/MIN (H)
	R15					R14			
0	1	1	0	1	1	MDAT15	MDAT14	MDAT25	MODIFY(H)
	R13					R14			
0	1	1	1	0	0	MDAT15	MDAT14	POP7	OP3
	R13					R14			
0	1	1	1	0	1	MDAT15	MDAT14	MDAT25	OP14
	R13					R14			
0	1	1	1	1	0	MDAT15	MDAT14	MDAT25	MAX/MIN(H)
	R13					R14			
0	1	1	1	1	1	MDAT15	MDAT14	OP15	MODIFY(H)
	R13					R14			

R 1.1 - R 1.4 \_ Pre PROM output

AC4 : MDAT 39

AC5 : MDAT 37

AC6 : MDAT 38

Selection of flag input to the MCU is controlled of MDAT 9, 11-13 and the following four bits from the OP register OP 8, 10, 13, 15.



MCU Instruction bus's PX 0-3, SX 0-3.

TABLE 3.3.6.b

MDAT 24	MDAT 25	PX3	PX2	PX1	PX0	SX3	SX2	SX1	SX0
0	0	OP7	OP6	OP5	OP4	OP7	OP6	OP5	OP4
0	1	OP7	OP6	OP5	OP4	PXP3	PXP2	PXP1	PXP0
1	0	PXP3	PXP2	PXP1	PXP0	OP7	OP6	OP5	OP4
1	1	PXP3	PXP2	PXP1	PXP0	PXP3	PXP2	PXP1	PXP0

PXP0 - PXP3 are output from PROM 2  
 PXP0 - PXP3 are determined by MDAT14,  
 MDAT 15 & OP8 - 3.3.

For the function of AC0 - AC7. FI and PX0-3,  
 SX 0-3 ref description of MCU.

### 3.4 Micro Program Memory Control F-MPMC-1

This functional block contain the circuit used for generating the micro program address.

The input to the F-MPMC-1 is the I-BUS for loading of the OP reg, feed back from the micro program output MDAT and timing signal for synchronization of the sequences. The block is divided in five logical block ref MPB Block Diagram.

These blocks are:

- |                                 |          |
|---------------------------------|----------|
| 1. OP Register                  | L-OR-1   |
| 2. OP Pre Decoding              | L-OPPD-1 |
| 3. Feed Back Selectors          | L-FBS-1  |
| 4. Flag Control                 | L-FC-1   |
| 5. Micro Program Control, Unit. | L-MCU-1  |

#### 3.4.1 OP Register L-OR-1

This logical block contain the instruction register and the circuit necessary for controlling the register and  $\mu$ RAM and  $\mu$ PROM.

The OP register consist of two ports, a 9 bits latch and a 2 x 4 bits up/down counter. The input to the OP register is the 16 bits open collector I-BUS. The outputs from the register are the signals OP0 - OP15 and POP7.

I-BUS 0 OP8 which means that the OP register is swaped with regard to the I-BUS. The signal POP7 is the same as OP<sub>7</sub>, but because of the different load time of for the latch and counter part, it has been

MICRO PROGRAM BOARD

sign/date	page
GB/780521	
repl	project

necessary to include the signal in the latch port also (POP7). The PROM used to decode the MDAT lines MDAT32-35 exist in two different versions, one for MPB with  $\mu$ RAM CR1266-1 and one for MPB without  $\mu$ RAM CR1266-2. The PROM tables are included in section 4.

Beside the OP code output from the L-OR-1 there is two signal for cotrolling of whether the MDAT is sourced from the RAM or the PROM EN RAM (H) & EN ROM (H). An additional output is used to enable loading of the I-BUS into the  $\mu$ RAM. The last output is the MAX/MIN (H) which indicate that an all zero or all one have been reached by one of the two four bits U/D counters. The timing diagram fig 3.4.1 below specify the signals more detailed.



3.4.2 OP Pre Decoding L-OPPD-1

This logical block consist of two 512 x 4 PROM's and two 4 x 2 to 1 selectors for controlling the input to the MCU secondary & primary instruction bus SX & PX.

PRE PROM 1 is the PROM which contain the instruction  $\mu$  sequence to determining the  $\mu$ program entry (JZR). The signal DIS PRE (H) will force the output high if an interrupt is waiting for beeing serviced. The PRE PROM has the CR NO: CR1271 for the contents ref PROM tables section 4.

Timing diagram fig 3.4.2 below shows the relations between the OP reg and the MPA.

The other PROM in the functional block is PROM 2 containing four tables for OP8 - 13.3, the tables are controlled by MDAT 14 & 15. The PROM has no. CR1270 and the contents is specified in section 4.

Fig 3.4.2

The function of the two MCU instruction bus selectors is specified in table below.

TABLE 4.3.2

MDAT 24	MDAT 25	PX3	PX2	PX1	PX0	SX3	SX2	SX1	SX0
0	0	OP7	OP6	OP5	OP4	OP7	OP6	OP5	OP4
0	1	OP7	OP6	OP5	OP4	PXP3	PXP2	PXP1	PXP0
1	0	PXP3	PXP2	PXP1	PXP0	OP7	OP6	OP5	OP4
1	1	PXP3	PXP2	PXP1	PXP0	PXP3	PXP2	PXP1	PXP0

PXPO - PXP3

are output from PROM 2

PXPU - PXP3

are determined by MDAT14

MDAT 15 & OP8 - 3.3.

When the signal LD MCU (H) is active the MCU instruction bus's are forced to all high and thereby determining the start address after a reset of the CPU.

As it is seen from the timing diagram, the latch part of the OP register can be used in the cycle where it is loaded, while the counter part first is valid in the following  $\mu$  cycle.

3.4.3 Feed Back Selectors L-FBS-1

The L-FBS-1 consist of three selectors for controlling the 4 LS bits of the MCU function code AC0 -3.

The table below specify the different selection possibilities.

TABLE 3.4.3

MDAT8	MDAT10	MDAT13	MDAT12	MDAT11	MDAT9	AC3	AC2	AC1	AC0
1	0	0	0	0	0	MDAT15	MDAT14	"0"	"0"
1	1	0	0	0	0	"1"	"0"	"0"	"0"
0	1	0	0	0	0	MDAT15	MDAT14	R1.2	R1.1
	R1.3					R1.4			
0	1	0	0	0	1	MDAT15	MDAT14	OP9	OP8
	R1.3					R1.4			
0	1	0	0	1	0	MDAT15	MDAT14	TIMERINT(H)	CPUINT (H)
	R1.3					R1.4			
0	1	0	0	1	1	MDAT15	MDAT14	MDAT25	MDAT24
	R1.3					R1.4			
0	1	0	1	0	0	MDAT15	MDAT14	POP7	R1.1
	R1.3					R1.4			
0	1	0	1	0	1	MDAT15	MDAT14	MDAT25	OP8
	R1.3					R1.4			
0	1	0	1	1	0	MDAT15	MDAT14	MDAT25	CPUINT (H)
	R1.3					R1.4			
0	1	0	1	1	1	MDAT15	MDAT14	OP15	MDAT24
	R1.3					R1.4			
0	1	1	0	0	0	MDAT15	MDAT14	R1.2	OP3
	R1.3					R1.4			
0	1	1	0	0	1	MDAT15	MDAT14	OP9	OP14
	R1.3					R1.4			
0	1	1	0	1	0	MDAT15	MDAT14	TIMERINT(H)	MAX/MIN (H)
	R1.5					R1.4			
0	1	1	0	1	1	MDAT15	MDAT14	MDAT25	MODIFY(H)
	R1.3					R1.4			
0	1	1	1	0	0	MDAT15	MDAT14	POP7	OP3
	R1.3					R1.4			
0	1	1	1	0	1	MDAT15	MDAT14	MDAT25	OP14
	R1.3					R1.4			
0	1	1	1	1	0	MDAT15	MDAT14	MDAT25	MAX/MIN(H)
	R1.3					R1.4			
0	1	1	1	1	1	MDAT15	MDAT14	OP15	MODIFY (H)
	R1.3					R1.4			



#### 3.4.4 Flag Control L-FC-1

The L-FC-1 supply the MCU with the flag test input FI. The circuit consist of a 256 x 4 PROM CR1269 ref section 4, and a 8 to 1 selector. The outputs from the PROM are used for control of the selector (3 bits) and the ALB for selecting the source for the ALB for the arithmetics flags SEC, SEZ, SEO & SES, either the direct output from the ALU or the flags stored in PSW. The PROM table section 4 specify the relationship between the PROM input and the selector flag input FI.

Note: The flag input is not valid in the u cycles where the OP latch is loaded, meaning that the MCU function operating with the flag input is not allowed.

#### 3.4.5 Micro Program Control Unit L-MCU-1

This logical block consist of one chip a intel 3001 MCU, and the description of it is covered on the following pages.



# SCHOTTKY BIPOLAR LSI MICROCOMPUTER SET

# 3001 MICROPROGRAM CONTROL UNIT

The INTEL Bipolar Microcomputer Set is a family of Schottky bipolar LSI circuits which simplify the construction of microprogrammed central processors and device controllers. These processors and controllers are truly microprogrammed in the sense that their control logic is organized around a separate read-only memory called the microprogram memory. Control signals for the various processing elements are generated by the microinstructions contained in the microprogram memory. In the implementation of a typical central processor, as shown below, the microprogram interprets a higher level of instructions called macroinstructions, similar to those found in a small computer. For device controllers, the microprograms directly implement the required control functions.

The INTEL 3001 Microprogram Control Unit (MCU) controls the sequence in which microinstructions are fetched from the microprogram memory. Its functions include the following:

- Maintenance of the microprogram address register.

- Selection of the next microinstruction based on the contents of the microprogram address register.

- Decoding and testing of data supplied via several input busses to determine the microinstruction execution sequence.

- Saving and testing of carry output data from the central processor (CP) array.

- Control of carry/shift input data to the CP array.

- Control of microprogram interrupts.

- High Performance — 85 ns Cycle Time

- TTL and DTL Compatible

- Fully Buffered Three-State and Open Collector Outputs

- Direct Addressing of Standard Bipolar PROM or ROM

- 512 Microinstruction Addressability
- Advanced Organization

- 9-Bit Microprogram Address Register and Bus

- 4-Bit Program Latch

- Two Flag Registers

- Eleven Address Control Functions

- Three Jump and Test Latch Functions

- 16-way Jump and Test Instruction Bus Function

- Eight Flag Control Functions

- Four Flag Input Functions

- Four Flag Output Functions

- 40 Pin DIP




Figure 1. Block Diagram of a Typical System

Other members of the INTEL Bipolar Microcomputer Set:

3002 Central Processing Element

3003 Look-Ahead Carry Generator

3212 Multi-Mode Latch Buffer

3214 Priority Interrupt Control Unit

3226 Inverting Bi-Directional Bus Driver

3301 Schottky Bipolar ROM (256 x 4)

3304A Schottky Bipolar ROM (512 x 8)

3601 Schottky Bipolar PROM (256 x 4)

3604 Schottky Bipolar PROM (512 x 4)


# CONTENTS

Introduction .....	1
Package Configuration .....	2
Pin Description .....	3
Logical Description .....	4
Functional Description .....	5
Address Control Functions .....	5
Flag Control Functions .....	6
Load and Interrupt Strobe Functions .....	6
D. C. and Operating Characteristics .....	7
A. C. Characteristics and Waveforms .....	8, 9
Typical A. C. and D. C. Characteristics .....	10


## APPENDICES

A. Address Control Function Summary .....	11
B. Flag Control Function Summary .....	11
C. Jump Set Diagrams .....	12
D. Typical Configurations .....	13

## PACKAGE CONFIGURATION



## PACKAGE OUTLINE



## PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE (1)
1-4	PX <sub>4</sub> -PX <sub>7</sub>	Primary Instruction Bus Inputs Data on the primary instruction bus is tested by the JPX function to determine the next microprogram address.	active LOW
5, 6, 8, 10	SX <sub>0</sub> -SX <sub>3</sub>	Secondary Instruction Bus Inputs Data on the secondary instruction bus is synchronously loaded into the PR-latch while the data on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address.	active LOW
7, 9, 11	PR <sub>0</sub> -PR <sub>2</sub>	PR-Latch Outputs The PR-latch outputs are asynchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines.	open collector
12, 13, 15, 16	FC <sub>0</sub> -FC <sub>3</sub>	Flag Logic Control Inputs The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO).	
14	FO	Flag Logic Output The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1.	active LOW three-state
17	FI	Flag Logic Input The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low.	active LOW
18	ISE	Interrupt Strobe Enable Output The interrupt strobe enable output goes to logical 1 when one of the JZR functions are selected (see Functional Description, page 6). It can be used to provide the strobe signal required by the INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits.	
19	CLK	Clock Input	
20	GND	Ground	
21-24 37-39	AC <sub>0</sub> -AC <sub>6</sub>	Next Address Control Function Inputs All jump functions are selected by these control lines.	
25	EN	Enable Input When in the HIGH state, the enable input enables the microprogram address, PR-latch and flag outputs.	
26-29	MA <sub>0</sub> -MA <sub>3</sub>	Microprogram Column Address Outputs	three-state
30-34	MA <sub>4</sub> -MA <sub>8</sub>	Microprogram Row Address Outputs	three-state
35	ERA	Enable Row Address Input When in the LOW state, the enable row address input independently disables the microprogram row address outputs. It can be used with the INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits to facilitate the implementation of priority interrupt systems.	
36	LD	Microprogram Address Load Input When in the active HIGH state, the microprogram address load input inhibits all jump functions and synchronously loads the data on the instruction busses into the microprogram register. However, it does not inhibit the operation of the PR-latch or the generation of the interrupt strobe enable.	
40	VCC	+5 Volt Supply	

**NOTE:**

(1) Active HIGH unless otherwise specified.

## LOGICAL DESCRIPTION

The MCU performs two major control functions. First, it controls the sequence in which microinstructions are fetched from the microprogram memory. For this purpose, the MCU contains a microprogram address register and the associated logic for selecting the next microinstruction address. The second function of the MCU is the control of the two flag flip-flops that are included for interaction with the carry input and carry output logic of the CP array. The logical organization of the MCU is shown in Figure 2.

### NEXT ADDRESS LOGIC

The next address logic of the MCU provides a set of conditional and unconditional address control functions. These address control functions are used to implement a jump or jump/test operation as part of every microinstruction. That is to say, each microinstruction typically contains a jump operation field that specifies the address control function, and hence, the next microprogram address.

In order to minimize the pin count of the MCU, and reduce the complexity of the next address logic, the microprogram address space is organized as a two dimensional array or matrix. Each microprogram address corresponds to a unit of the matrix at a particular row and column location. Thus, the 9-bit microprogram address is treated as specifying not one, but two addresses — the row address in the upper five bits and the column address in the lower four bits. The address matrix can therefore contain, at most, 32 row addresses and 16 column addresses for a total of 512 microinstructions.

The next address logic of the MCU makes extensive use of this two component addressing scheme. For example, from a particular row or column address, it is possible to jump unconditionally in one operation anywhere in that row or column. It is not possible, however, to jump anywhere in the address matrix. In fact, for a given location in the matrix, there is a fixed subset of microprogram addresses that may be selected as the next address. These

possible jump target addresses are referred to as a jump set. Each type of MCU address control (jump) function has a jump set associated with it. Appendix C illustrates the jump set for each function.

### FLAG LOGIC

The flag logic of the MCU provides a set of functions for saving the current value of the carry output of the CP array and for controlling the value of the carry input to the CP array. These two distinct flag control functions are called flag input functions and flag output functions.

The flag logic is comprised of two flip-flops, designated the C-flag and the Z-flag, along with a simple latch, called the F-latch, that indicates the current state of the carry output line of the CP array. The flag logic is used in conjunction with the carry and shift logic of the CP array to implement a variety of shift/rotate and arithmetic functions.





Figure 2. 3001 Block Diagram

## ADDRESS CONTROL FUNCTIONS

The address control functions of the MCU are selected by the seven input lines designated AC<sub>0</sub>-AC<sub>6</sub>. On the rising edge of the clock, the 9-bit microprogram address generated by the next address logic is loaded into the microprogram address register. The next microprogram address is delivered to the microprogram memory via the nine output lines designated MA<sub>0</sub>-MA<sub>8</sub>. The microprogram address outputs are organized into row and column addresses as:



Each address control function is specified by a unique encoding of the data on function input lines. From three to five bits of the data specify the particular function while the remaining bits are used to select part of either the row or column address desired. Function code formats are given in Appendix A, "Address Control Function Summary."

The following is a detailed description of each of the eleven address control functions. The symbols shown below are used throughout the description to specify row and column addresses.

Symbol	Meaning
row <sub>n</sub>	5-bit next row address where n is the decimal row address.
col <sub>n</sub>	4-bit next column address where n is the decimal column address.

## UNCONDITIONAL ADDRESS CONTROL (JUMP) FUNCTIONS

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs to generate the next microprogram address.

Mnemonic	Function Description
JCC	Jump in current column. AC <sub>0</sub> -AC <sub>4</sub> are used to select 1 of 32 row addresses in the current column, specified by

MA<sub>0</sub>-MA<sub>3</sub>, as the next address

JZR	Jump to zero row. AC <sub>0</sub> -AC <sub>3</sub> are used to select 1 of 16 column addresses in row <sub>0</sub> , as the next address.
JCR	Jump in current row. AC <sub>0</sub> -AC <sub>3</sub> are used to select 1 of 16 addresses in the current row, specified by MA <sub>4</sub> -MA <sub>8</sub> , as the next address.
JCE	Jump in current column/row group and enable PR-latch outputs. AC <sub>0</sub> -AC <sub>2</sub> are used to select 1 of 8 row addresses in the current row group, specified by MA <sub>7</sub> -MA <sub>8</sub> , as the next row address. The current column is specified by MA <sub>0</sub> -MA <sub>3</sub> . The PR-latch outputs are asynchronously enabled.

## FLAG CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

Mnemonic	Function Description
JFL	Jump/test F-Latch. AC <sub>0</sub> -AC <sub>3</sub> are used to select 1 of 16 row addresses in the current row group, specified by MA <sub>8</sub> , as the next row address. If the current column group, specified by MA <sub>3</sub> , is col <sub>0</sub> -col <sub>7</sub> , the F-latch is used to select col <sub>2</sub> or col <sub>3</sub> as the next column address. If MA <sub>3</sub> specifies column group col <sub>8</sub> -col <sub>15</sub> , the F-latch is used to select col <sub>10</sub> or col <sub>11</sub> as the next column address.
JCF	Jump/test C-flag. AC <sub>0</sub> -AC <sub>2</sub> are used to select 1 of 8 row addresses in the current

row group, specified by MA<sub>7</sub> and MA<sub>8</sub>, as the next row address. If the current column group specified by MA<sub>3</sub> is col<sub>0</sub>-col<sub>7</sub>, the C-flag is used to select col<sub>2</sub> or col<sub>3</sub> as the next column address. If MA<sub>3</sub> specifies column group col<sub>8</sub>-col<sub>15</sub>, the C-flag is used to select col<sub>10</sub> or col<sub>11</sub> as the next column address.

JZF	Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.
-----	---

## PX-BUS AND PR-LATCH CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The PX-bus jump/test function uses the data on the primary instruction bus (PX<sub>4</sub>-PX<sub>7</sub>), the current microprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/test functions use the data held in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

Mnemonic	Function Description
JPR	Jump/test PR-latch. AC <sub>0</sub> -AC <sub>2</sub> are used to select 1 of 8 row addresses in the current row group, specified by MA <sub>7</sub> and MA <sub>8</sub> , as the next row address. The four PR-latch bits are used to select 1 of 16 possible column addresses as the next column address.
JLL	Jump/test leftmost PR-latch bits. AC <sub>0</sub> -AC <sub>2</sub> are used to select 1 of 8 row addresses in the current row group, specified by MA <sub>7</sub> and MA <sub>8</sub> , as the next row address. PR <sub>2</sub> and PR <sub>3</sub> are used to

## FUNCTIONAL DESCRIPTION (con't)

select 1 of 4 possible column addresses in col<sub>4</sub> through col<sub>7</sub> as the next column address.

JRL

Jump/test rightmost PR-latch bits. AC<sub>0</sub> and AC<sub>1</sub> are used to select 1 of 4 high-order row addresses in the current row group, specified by MA<sub>7</sub> and MA<sub>8</sub>, as the next row address. PR<sub>0</sub> and PR<sub>1</sub> are used to select 1 of 4 possible column addresses in col<sub>12</sub> through col<sub>15</sub> as the next column address.

JPX

Jump/test PX-bus and load PR-latch. AC<sub>0</sub> and AC<sub>1</sub> are used to select 1 of 4 row addresses in the current row group, specified by MA<sub>6</sub>-MA<sub>8</sub>, as the next row address. PX<sub>4</sub>-PX<sub>7</sub> are used to select 1 of 16 possible column addresses as the next column address. SX<sub>0</sub>-SX<sub>3</sub> data is locked in the PR-latch at the rising edge of the clock.

### FLAG CONTROL FUNCTIONS

The flag control functions of the MCU are selected by the four input lines designated FC<sub>0</sub>-FC<sub>3</sub>. Function code formats are given in Appendix B, "Flag Control Function Summary."

The following is a detailed description of each of the eight flag control functions.

### FLAG INPUT CONTROL FUNCTIONS

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line. Data on FI is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

Mnemonic	Function Description
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI.
STZ	Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is unaffected.
STC	Set C-flag to FI. The C-flag is set to the value of FI. The Z flag is unaffected.
HCZ	Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected.

### FLAG OUTPUT CONTROL FUNCTIONS

The flag output control functions select the value to which the flag output (FO) line will be forced.

Mnemonic	Function Description
FF0	Force FO to 0. FO is forced to the value of logical 0.
FFC	Force FO to C. FO is forced to the value of the C-flag.
FFZ	Force FO to Z. FO is forced to the value of the Z-flag.
FF1	Force FO to 1. FO is forced to the value of logical 1.

### LOAD AND INTERRUPT STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active HIGH at the rising edge of the clock, the data on the primary and secondary instruction busses, PX<sub>4</sub>-PX<sub>7</sub> and SX<sub>0</sub>-SX<sub>3</sub>, is loaded into the microprogram address register. PX<sub>4</sub>-PX<sub>7</sub> are loaded into MA<sub>0</sub>-MA<sub>3</sub> and SX<sub>0</sub>-SX<sub>3</sub> are loaded into MA<sub>4</sub>-MA<sub>7</sub>. The high-order bit of the microprogram address register MA<sub>8</sub> is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.

The interrupt strobe enable of the MCU is available on the output line designated ISE. The line is placed in the active high state whenever a JZR to col<sub>15</sub> is selected as the address control function. Customarily, the start of a macroinstruction fetch sequence is situated at row<sub>0</sub> and col<sub>15</sub> so that the INTEL 3214 Priority Interrupt Control Unit may be enabled at the beginning of the fetch/execute cycle. The priority interrupt control unit may respond to the interrupt by pulling the enable row address (ERA) input line down to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on AC<sub>0</sub>-AC<sub>6</sub>. It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

## D.C. AND OPERATING CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	100 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

$T_A = 0^\circ\text{C to } 70^\circ\text{C}$

SYMBOL	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT	CONDITIONS
$V_C$	Input Clamp Voltage (All Input Pins)		-0.8	-1.0	V	$V_{CC} = 4.75\text{V}, I_C = -5\text{ mA}$
$I_F$	Input Load Current:					
	CLK Input		-0.075	-0.75	mA	$V_{CC} = 5.25\text{V}, V_F = 0.45\text{V}$
	EN Input		-0.05	-0.50	mA	
	All Other Inputs		-0.025	-0.25	mA	
$I_R$	Input Leakage Current:					
	CLK			120	$\mu\text{A}$	$V_{CC} = 5.25\text{V}, V_R = 5.25\text{V}$
	EN Input			80	$\mu\text{A}$	
	All Other Inputs			40	$\mu\text{A}$	
$V_{IL}$	Input Low Voltage			0.8	V	$V_{CC} = 5.0\text{V}$
$V_{IH}$	Input High Voltage	2.0			V	
$I_{CC}$	Power Supply Current		170	240	mA	$V_{CC} = 5.25\text{V}^{(2)}$
$V_{OL}$	Output Low Voltage (All Output Pins)		0.35	0.45	V	$V_{CC} = 4.75\text{V}, I_{OL} = 10\text{ mA}$
$V_{OH}$	Output High Voltage (MA <sub>0</sub> -MA <sub>8</sub> , ISE, FO)	2.4	3.0		V	$V_{CC} = 4.75\text{V}, I_{OH} = -1\text{ mA}$
$I_{OS}$	Output Short Circuit Current (MA <sub>0</sub> -MA <sub>8</sub> , ISE, FO)	-15	-28	-60	mA	$V_{CC} = 5.0\text{V}$
$I_{O(off)}$	Off-State Output Current:					
	PR <sub>0</sub> -PR <sub>2</sub> , MA <sub>0</sub> -MA <sub>2</sub> , FO			-100	$\mu\text{A}$	$V_{CC} = 5.25\text{V}, V_O = 0.45\text{V}$
	MA <sub>0</sub> -MA <sub>8</sub> , FO			100	$\mu\text{A}$	$V_{CC} = 5.25\text{V}, V_O = 5.25\text{V}$

### NOTES:

- (1) Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.  
 (2) EN input grounded, all other inputs and outputs open.



**A.C. CHARACTERISTICS AND WAVEFORMS**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$

SYMBOL	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{CY}$	Cycle Time	85	60		ns
$t_{WP}$	Clock Pulse Width	30	20		ns
Control and Data Input Set-Up Times:					
$t_{SF}$	LD, AC <sub>0</sub> -AC <sub>6</sub>	10	0		ns
$t_{SK}$	FC <sub>0</sub> , FC <sub>1</sub>	0			ns
$t_{SX}$	SX <sub>0</sub> -SX <sub>3</sub> , PX <sub>4</sub> -PX <sub>7</sub>	35	25		ns
$t_{SI}$	FI	15	5		ns
Control and Data Input Hold Times:					
$t_{HF}$	LD, AC <sub>0</sub> -AC <sub>6</sub>	5	0		ns
$t_{HK}$	FC <sub>0</sub> , FC <sub>1</sub>	0			ns
$t_{HX}$	SX <sub>0</sub> -SX <sub>3</sub> , PX <sub>4</sub> -PX <sub>7</sub>	20	5		ns
$t_{HI}$	FI	20	8		ns
$t_{CO}$	Propagation Delay from Clock Input (CLK) to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO)		30	45	ns
$t_{KO}$	Propagation Delay from Control Inputs FC <sub>2</sub> and FC <sub>3</sub> to Flag Out (FO)		16	30	ns
$t_{FO}$	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Latch Outputs (PR <sub>0</sub> -PR <sub>2</sub> )		26	40	ns
$t_{EO}$	Propagation Delay from Enable Inputs EN and ERA to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO, PR <sub>0</sub> -PR <sub>2</sub> )		21	32	ns
$t_{FI}$	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Interrupt Strobe Enable Output (ISE)		24	40	ns


**NOTE:**

(1) Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.

**TEST CONDITIONS:**

Input pulse amplitude of 2.5 volts.  
 Input rise and fall times of 5 ns between 1 volt and 2 volts.  
 Output load of 10 mA and 50 pF.  
 Speed measurements are taken at the 1.5 volt level.

**TEST LOAD CIRCUIT:**




**CAPACITANCE<sup>(2)</sup>  $T_A = 25^\circ\text{C}$**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$C_{IN}$	Input Capacitance:				
	CLK, EN		11	16	pF
	All Other Inputs		5	10	pF
$C_{OUT}$	Output Capacitance		6	12	pF

**NOTE:**


(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is  $f = 1\text{ MHz}$ ,  $V_{BIAS} = 2.5\text{V}$ ,  $V_{CC} = 5\text{V}$  and  $T_A = 25^\circ\text{C}$ .

# 3001 WAVEFORMS




# TYPICAL AC AND DC CHARACTERISTICS


Clock Pulse Width vs  $V_{CC}$  and Temperature




$I_{CC}$  vs Temperature




Clock to MA Outputs vs  $V_{CC}$  and Temperature




Output Current vs Output Low Voltage



Clock to MA Outputs vs Load Capacitance



Output Current vs Output High Voltage



MNEMONIC	DESCRIPTION	FUNCTION								NEXT ROW					NEXT COL			
		AC <sub>6</sub>	5	4	3	2	1	0	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0	
JCC	Jump in current column	0	0	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	m <sub>2</sub>	m <sub>1</sub>	m <sub>0</sub>	
JZ	Jump to zero row	0	1	0	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	0	0	0	0	0	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	
JCR	Jump in current row	0	1	1	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	m <sub>6</sub>	m <sub>5</sub>	m <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	
JCE	Jump in column/enable	1	1	1	0	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	m <sub>2</sub>	m <sub>1</sub>	m <sub>0</sub>	
JFL	Jump/test F-latch	1	0	0	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	0	1	f	
JCF	Jump/test C-flag	1	0	1	0	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	0	1	c	
JZF	Jump/test Z-flag	1	0	1	1	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	0	1	z	
JPR	Jump/test PR-latches	1	1	0	0	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	
JLL	Jump/test left PR bits	1	1	0	1	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	0	1	p <sub>3</sub>	p <sub>2</sub>	
JRL	Jump/test right PR bits	1	1	1	1	1	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	1	d <sub>1</sub>	d <sub>0</sub>	1	1	p <sub>1</sub>	p <sub>0</sub>	
JPX	Jump/test PX-bus	1	1	1	1	0	d <sub>1</sub>	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	m <sub>6</sub>	d <sub>1</sub>	d <sub>0</sub>	x <sub>7</sub>	x <sub>6</sub>	x <sub>5</sub>	x <sub>4</sub>	

SYMBOL	MEANING
d <sub>n</sub>	Data on address control line n
m <sub>n</sub>	Data in microprogram address register bit n
p <sub>n</sub>	Data in PR-latch bit n
x <sub>n</sub>	Data on PX-bus line n (active LOW)
f, c, z	Contents of F-latch, C-flag, or Z-flag, respectively

## APPENDIX B FLAG CONTROL FUNCTION SUMMARY

TYPE	MNEMONIC	DESCRIPTION	FC <sub>1</sub>	
			1	0
Flag Input	SCZ	Set C-flag and Z-flag to f	0	0
	STZ	Set Z-flag to f	0	1
	STC	Set C-flag to f	1	0
	HCZ	Hold C-flag and Z-flag	1	1










TYPE	MNEMONIC	DESCRIPTION	FC <sub>3</sub>	
			3	2
Flag Output	FF0	Force FO to 0	0	0
	FFC	Force FO to C-flag	0	1
	FFZ	Force FO to Z-flag	1	0
	FF1	Force FO to 1	1	1


LOAD FUNCTION	NEXT ROW					NEXT COL				
	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0	
0	see Appendix A					see Appendix A				
1	0	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>	x <sub>7</sub>	x <sub>6</sub>	x <sub>5</sub>	x <sub>4</sub>	

SYMBOL	MEANING
f	Contents of the F-latch
x <sub>n</sub>	Data on PX- or SX-bus line n (active LOW)


# APPENDIX C JUMP SET DIAGRAMS

The following ten diagrams illustrate the jump set for each of the eleven jump and jump/test functions of the MCU. Location 341, indicated by the black square, represents one current row ( $row_{21}$ ) and current column ( $col_5$ ) address. The blue boxes indicate the microprogram locations that may be selected by the particular function as the next address.





Non-Pipelined Configuration with 512 Microinstruction Addressability



NOTE: Two D-type flip-flops of the 'S174 pipeline register are used as the microprogram address register extension.

Pipelined Configuration with 2048 Microinstruction Addressability



**Intel Corporation**  
3065 Bowers Avenue  
Santa Clara, California 95051  
Tel: (408) 246-7501  
TWX: 910-338-0026  
TELEX: 34-6372

**West:**  
1651 East 4th Street  
Suite 228  
Santa Ana, California 92701  
Tel: (714) 835-9642  
TWX: 910-595-1114

**Mid-America:**  
6350 L.B.J. Freeway  
Suite 178  
Dallas, Texas 75240  
Tel: (214) 661-8829  
TWX: 910-860-5487

**Great Lakes Region:**  
856 Union Road  
Englewood, Ohio 45322  
Tel: (513) 836-2808

**East:**  
2 Militia Drive  
Suite 4  
Lexington, Massachusetts 02173  
Tel: (617) 861-1136  
TELEX: 92-3493

**Mid-Atlantic:**  
520 Pennsylvania Avenue  
Fort Washington, PA 19034  
Tel: (215) 542-9444

**Europe:**  
216 Avenue Louise  
Brussels B1050  
Tel: 649-20-03

**Orient:**  
Intel Japan Corporation  
Kasahara Building  
1-6-10, Uchikanda  
Chiyoda-ku  
Tokyo 101  
Tel: 03-295-5441  
TELEX: 781-28426

NOTE: This is a preliminary specification  
and is subject to revision without notice.

### 3.5 Micro PROM F-MP-1

The F-MP-1 consist of two logical blocks:

1. Micro ROM L-MROM-1
2. JZR Decoding L-JZRD-1

#### 3.5.1 Micro ROM L-MROM-1

The micro program for the CPU is contained in the 512 + 48 bits from area (CR1272-CR1283), the actual contents is specified in section 5 PROM tables. The memory area is build by 12pcs. 512 x 4, 3-state proms with an access time < 60ns. The input to the memory area is the MPA signal and the output is the 48 MDAT lines the functions of the output signals are specified in section 3.3.

The 3 - state outputs are connected together with the corresponding outputs from the  $\mu$ RAM and controlled by the signal EN ROM (H) from the OP register.

#### 3.5.2 JZR Decoding L-JZRD-1

This logical block generate a high output JZR (H) when the MCU function code MDAT 37-39 is a JZR.

$$\text{JZR (H)} = \text{MDAT } 37 \times \overline{\text{MDAT}38} \times \overline{\text{MDAT}39}$$

The signal is used for enabling of interrupt when the first step in the instruction decoding is performed.



### 3.6 Micro Program RAM F-MPRAM-1

This functional block contain the circuit used for controlling of loading and execution of the optional  $\mu$ RAM program. A 3-state buffer is included for termination of the output signals (MDAT) to the micro PROM output. The F-MPROM-1 includes the following three logic blocks:

1. RAM Address Selector L-RAS-1
2. RAM Memory L-RM-1
3. RAM Buffer L-RB-1

#### 3.6.1 RAM Address Selector L-RAS-1

The L-RAS-1 selects the RAM address from two different sources when the RAM is loaded or executed. During the load sequence the address is selected from the OP register OP0 - 5 and OP6, OP7 are used to select one of the 3 RAM sections to be loaded from the I-BUS. When in the execution mode the RAM address is the least significant bits of the micro program address MPA0-5. The selection of the address source is carried out by the signal EN RAM (H) so that source is the OP code when the  $\mu$ PROM is executed. Timing Diagram fig. 3.6.1 specify the function of the block and table 3.6 specify the relationship between the address input and the RAM output.

#### 3.6.2 RAM Memory L-RM-1

The RAM memory is build by 6 PC 64 x 9 bit chips but only 8 of the inverted open collector output are used. Because the output is OC 1K pull up is included for each signal. The chip used has an access time 35 ns. The addressing and input/output

MICRO PROGRAM BOARD (MPB)

sign/date  
GB/780521

page

repl

project

relations is specified in table 3.6.

# RAM Address Selector Timing Diagram

Fig. 361







TABLE 3.6

$\mu$  RAM



$\mu$  RAM LOAD

OP7	OP6	$\mu$ RAM
0	0	I
1	0	II
0	1	III

$\mu$  RAM ADDRESSING

Addr. bit	Read	Load
$2^0$	MPA0	OP0
$2^1$	MPA1	OP1
$2^2$	MPA2	OP2
$2^3$	MPA3	OP3
$2^4$	MPA4	OP4
$2^5$	MPA5	OP5

3.6.3 RAM Buffer L-RB-1

The function of L-RB-1 is to terminate the open collector RAM output to the 3-state MDAT lines. The output is enabled when the signal EN RAM (L) is active.

### 3.7 Mask & Address Control F- M&AC-1

By this functional blocks the ALU A & B address and the I-BUS mask is generated. The F-M & AC-1 is build of two logical blocks.

1. A and B Address Selector L-ABAS-1
2. Mask Control L-MC-1

#### 3.7.1 A and B Address Selector L-ABAS-1

Five selector chips are used for selecting the A & B address source to the ALU register file. The addresses can either be selected from the OP register or direct from the  $\mu$ program output MDAT. Control of which source to be selected is carried by four MDAT signals; for A address MDAT 29 & 30 and for B address MDAT 41 & 42.

Tables 3.7.1 a & b specify the signals.

Note: That the MDAT used for A address are used for mask control too.

#### 3.7.2 Mask Control L-MC-1

The mask control circuit is used for masking of the contents on the open collector I-BUS, the L-MC-1 can generate to types of masks either a bit mask or a long mask. In the bit mask mode the mask PROM's will force all the I-BUS lines except one (bit pointer) to zero. In the long mask mode the PROM's all the I-BUS lines above the bit pointer to zero. The PROM tables are included in section 4.

The table 3.7.2 specify the mask function and the signal used for mask generation. Note that the MDAT lines except MDAT 46 are used for ALU A addressing too.

For synchronication of the mask circuit to the I-BUS two 3 - state selectors are coupled together to give a combined latch and selector function, and the mask enable, mask type and mask source signals are stored in a latch.

The timing diagram fig. 3.7.2 define the timing for the circuit.

ALU Register Addressing:

A address & shift control:

MDAT 26 - 31, 47

TABLE 3.7.1.a

A. ADDRESS SELECT			A. ADDRESS & SHIFT CONT.			
MDAT 47	MDAT 30	MDAT 29	AA3	AA2	AA1	AA0
0	0	0	MDAT 26	MDAT 27	MDAT 31	MDAT 2
0	0	1	"0"	OP10	OP9	OP8
0	1	0	"0"	"1"	OP7	OP6
0	1	1	"0"	OP2	OP1	OP0
1	1	1	"0"	OP6	OP5	OP4

B address:

MDAT 40 - 45, 47

TABLE 3.7.1.b

B. ADDRESS SELECT			B. ADDRESS			
MDAT 47	MDAT 42	MDAT 41	BA3	BA2	BA1	BA0
0	0	0	MDAT 43	MDAT 40	MDAT 45	MDAT 44
0	0	1	"0"	OP10	OP9	OP8
0	1	0	OP3	OP2	OP1	OP0
1	1	0	OP7	OP6	OP5	OP4
0	1	1	"0"	OP2	OP1	OP0
1	1	1	"0"	OP6	OP5	OP4





TABLE 3.7.2

MASK CONTROL


MDAT 26 - 31, 46 OP0 - 3.

MDAT			BIT POINTER				MASK TYPE
46	29	30	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	
1	0	0	0	0	0	0	MASK DISABLED
0	0	0	OP3	OP2	OP1	OP0	LONG MASK
0	0	1	MDAT 26	MDAT 27	MDAT 31	MDAT 28	LONG MASK
0	1	0	OP3	OP2	OP1	OP0	BIT MASK
0	1	1	MDAT 26	MDAT 27	MDAT 31	MDAT 28	BIT MASK



Mask Control Timing Diagram

Fig. 3.7.2.



MICRO PROGRAM BOARD (MPB)

sign/date  
GB/780521

page

repl

project

4

PROM TABLES

4. PROM TABLES

This section contain the tables for the PROM's located on the MPB or for the following PROM's CR1270 - CR1283 the VDD.

A summary of the PROM's and their function are given in table 4 overleaf.

NO.	REF. DES.	TYPE	FUNCTION	INPUT																OUTPUT				
				A8	A7	A6	A5	A4	A3	A2	A1	LSB A0	O4	O3	O2	LSB O1								
CR1270	UA11	512 x 4 (-1) 3S	PROM 2	MDAT 14	OP 9	OP 3	MDAT 15	OP 8	OP 7	OP 10	OP 12	OP 13	OP 11	PXP 3	PXP 2	PXP 0	PXP 1							
CR1271	UA13	"	PRE PROM	CP 8	OP 9	OP 15	OP 14	POP 7	OP 10	OP 12	OP 13	OP 11	R1.4 (ACC2)	R1.3 (ACC3)	R1.2 (ACC1)	R1.1 (ACC0)								
CR1272	UC13	"	μP	MPA 8	MPA 7	MPA 6	MPA 5	MPA 4	MPA 3	MPA 2	MPA 1	MPA 0	MDAT 12	MDAT 13	MDAT 11	MDAT 10								
CR1273	UC15	"	"	"	"	"	"	"	"	"	"	"	"	8	10	15	14							
CR1274	UC17	"	"	"	"	"	"	"	"	"	"	"	"	36	39	38	37							
CR1275	UD17	"	"	"	"	"	"	"	"	"	"	"	"	34	35	32	33							
CR1276	UE19	"	"	"	"	"	"	"	"	"	"	"	"	43	42	41	40							
CR1277	UE21	"	"	"	"	"	"	"	"	"	"	"	"	46	47	45	44							
CR1278	UF15	"	"	"	"	"	"	"	"	"	"	"	"	7	0	2	3							
CR1279	UF17	"	"	"	"	"	"	"	"	"	"	"	"	6	4	5	1							
CR1280	UF19	"	"	"	"	"	"	"	"	"	"	"	"	31	30	29	28							
CR1281	UF21	"	"	"	"	"	"	"	"	"	"	"	"	24	25	26	27							
CR1282	UG19	"	"	"	"	"	"	"	"	"	"	"	"	23	22	20	21							
CR1283	UG21	"	"	"	"	"	"	"	"	"	"	"	"	17	18	19	16							
CR1269	UB13	256 x 4 (-1) 3S	FLAG PROM	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/ PSWSE	FLSE 2	FLSE 1	FLSE 0									
				INPUT								OUTPUT												
				E	D	C	B	A	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1								
				MDAT 36	MDAT 33	MDAT 32	MDAT 34	MDAT 35	EN OPL	U/D COUNT	LD OPL	LD OPH	EN OPH	G OP	GATE CP	RAM/ ROM								
CR1266	UB3	32 x 8 (-1) 3S	OP CONTROL	SEL M	MSE 2	MSE 1	MSE 3	MSE 0	IBUS 15	IBUS 14	IBUS 13	IBUS 12	IBUS 11	IBUS 10	IBUS 9	IBUS 8								
CR1267	UG5	32 x 8 (-1) OC	MASK PROM	"	"	"	"	"	7	6	5	4	3	2	1	0								
CR1268	UG7	"	MASK PROM	"	"	"	"	"	7	6	5	4	3	2	1	0								

TABLE 4

INPUT ADDRESSES		OUTPUT													DESCRIPTION	
DEC.	HEX	MDAT 36	MDAT 33	MDAT 32	MDAT 34	MDAT 35	HEX	ENOP (L)	U/D COUNT	LD OPL (L)	LD OPH (L)	EN OPH (L)	GOP	GATE CP		RAM/ROM
0	00	0	0	0	0	0	F 9	1	1	1	1	1	0	0	1	OP NOP
1	01	0	0	0	0	1	C D	1	1	0	0	1	1	0	1	CPU INT
2	02	0	0	0	1	0	B A	1	0	1	1	1	0	1	0	CL RAM
3	03	0	0	0	1	1	7 9	0	1	1	1	1	0	0	1	INC X2
4	04	0	0	1	0	0	F 9	1	1	1	1	1	0	0	1	T MOP
5	05	0	0	1	0	1	F 9	1	1	1	1	1	0	0	1	PSW-I
6	06	0	0	1	1	0	B A	1	0	1	1	1	0	1	0	EX PROM
7	07	0	0	1	1	1	D 9	1	1	0	1	1	0	0	1	LD X2
8	08	0	1	0	0	0	C D	1	1	0	0	1	1	0	1	LD OP
9	09	0	1	0	0	1	F 9	1	1	1	1	1	0	0	1	I-PSW
10	0A	0	1	0	1	0	B B	1	0	1	1	1	0	1	1	EX RAM
11	0B	0	1	0	1	1	E 9	1	1	1	0	1	0	0	1	LD X1
12	0C	0	1	1	0	0	D A	1	1	0	1	1	0	1	0	LD RAM
13	0D	0	1	1	0	1	C 9	1	1	0	0	1	0	0	1	LD X1X2
14	0E	0	1	1	1	0	F 9	1	1	1	1	1	0	0	1	SET COND
15	0F	0	1	1	1	1	3 9	0	0	1	1	1	0	0	1	DEC X2
16	10	1	0	0	0	0	7 1	0	1	1	1	0	0	0	1	INC X1X2
17	11	1	0	0	0	1	F F	1	1	1	1	1	1	1	1	
18	12	1	0	0	1	0	F 9	1	1	1	1	1	0	0	1	CL CPU
19	13	1	0	0	1	1	F F	1	1	1	1	1	1	1	1	
20	14	1	0	1	0	0	B 1	1	0	1	1	0	0	0	1	DEC X1
21	15	1	0	1	0	1	F F	1	1	1	1	1	1	1	1	
22	16	1	0	1	1	0	8 F	1	0	0	0	1	1	1	1	EX RAM LD
23	17	1	0	1	1	1	F F	1	1	1	1	1	1	1	1	
24	18	1	1	0	0	0	F 1	1	1	1	1	0	0	0	1	INC X1
25	19	1	1	0	0	1	F F	1	1	1	1	1	1	1	1	
26	1A	1	1	0	1	0	F 9	1	1	1	1	1	0	0	1	CL I/O
27	1B	1	1	0	1	1	F F	1	1	1	1	1	1	1	1	
28	1C	1	1	1	0	0	F 9	1	1	1	1	1	0	0	1	CL TM
29	1D	1	1	1	0	1	F F	1	1	1	1	1	1	1	1	
30	1E	1	1	1	1	0	F F	1	1	1	1	1	1	1	1	
31	1F	1	1	1	1	1	F F	1	1	1	1	1	1	1	1	
		4	3	2	1	0		8	7	6	5	4	3	2	1	

MICRO PROGRAM BOARD  
 OP: REG CONTROL  $\mu$ -RAM NOT INCLUDED

sign/date  
 GB/770328

page

prom-type  
 32x8.3st

cr-no:  
 1266-2

INPUT ADDRESSES

OUTPUT

		F	D	C	B	A			B	U/D	LD OPL	LD OPH	EN OPH	G OP	GATE CP	B	RAM/ROM	
DEC.	HEX	4	3	2	1	0	HEX	8	7	6	5	4	3	2	1			
0	00	0	0	0	0	0	F 9	1	1	1	1	1	0	0	1			DESCRIPTION
1	01	0	0	0	0	1	C D	1	1	0	0	1	1	0	1			OP NOP
2	02	0	0	0	1	0	B A	1	0	1	1	1	0	1	0			CPU INT
3	03	0	0	0	1	1	7 9	0	1	1	1	1	0	0	1			CL RAM
4	04	0	0	1	0	0	F 9	1	1	1	1	1	0	0	1			INC X2
5	05	0	0	1	0	1	F 9	1	1	1	1	1	0	0	1			T MOD
6	06	0	0	1	1	0	B A	1	0	1	1	1	0	1	0			PSW-I
7	07	0	0	1	1	1	D 9	1	1	0	1	1	0	0	1			EX PROM
8	08	0	1	0	0	0	C D	1	1	0	0	1	1	0	1			LD X2
9	09	0	1	0	0	1	F 9	1	1	1	1	1	0	0	1			LD OP
10	0A	0	1	0	1	0	B B	1	0	1	1	1	0	1	1			I-PSW
11	0B	0	1	0	1	1	E 9	1	1	1	0	1	0	0	1			EX RAM
12	0C	0	1	1	0	0	D A	1	1	0	1	1	0	1	0			LD X1
13	0D	0	1	1	0	1	C 9	1	1	0	0	1	0	0	1			LD RAM
14	0E	0	1	1	1	0	F 9	1	1	1	1	1	0	0	1			LD X1X2
15	0F	0	1	1	1	1	3 9	0	0	1	1	1	0	0	1			SET COND
16	10	1	0	0	0	0	7 1	0	1	1	1	1	0	0	0			DEC X2
17	11	1	0	0	0	1	F F	1	1	1	1	1	1	1	1			INC X1X2
18	12	1	0	0	1	0	F 9	1	1	1	1	1	0	0	1			CL CPU
19	13	1	0	0	1	1	F F	1	1	1	1	1	1	1	1			
20	14	1	0	1	0	0	B 1	1	1	0	1	0	0	0	1			DEC X1
21	15	1	0	1	0	1	F F	1	1	1	1	1	1	1	1			
22	16	1	0	1	1	0	8 E	1	0	0	0	1	1	1	0			EX RAM LD
23	17	1	0	1	1	1	F F	1	1	1	1	1	1	1	1			
24	18	1	1	0	0	0	F 1	1	1	1	1	1	0	0	0			INC X1
25	19	1	1	0	0	1	F F	1	1	1	1	1	1	1	1			
26	1A	1	1	0	1	0	F 9	1	1	1	1	1	0	0	1			CL I/O
27	1B	1	1	0	1	1	F F	1	1	1	1	1	1	1	1			
28	1C	1	1	1	0	0	F 9	1	1	1	1	1	0	0	1			CL TM
29	1D	1	1	1	0	1	F F	1	1	1	1	1	1	1	1			
30	1E	1	1	1	1	0	F F	1	1	1	1	1	1	1	1			
31	1F	1	1	1	1	1	F F	1	1	1	1	1	1	1	1			
		4	3	2	1	0		8	7	6	5	4	3	2	1			

ADDR.		INPUT					OUTPUT								BIT #	DESCRIPTION
DEC	OCT	F	D	C	B	A	I BUS 15	I BUS 14	I BUS 13	I BUS 12	I BUS 11	I BUS 10	I BUS 9	I BUS 8		
0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	01	0	0	0	0	1	0	0	0	0	0	0	0	0	1	
2	02	0	0	0	1	0	0	0	0	0	0	0	0	0	8	
3	03	0	0	0	1	1	0	0	0	0	0	0	0	1	9	
4	04	0	0	1	0	0	0	0	0	0	0	0	0	0	2	
5	05	0	0	1	0	1	0	0	0	0	0	0	0	0	3	
6	06	0	0	1	1	0	0	0	0	0	0	1	1	1	10	
7	07	0	0	1	1	1	0	0	0	0	1	1	1	1	11	
8	10	0	1	0	0	0	0	0	0	0	0	0	0	0	4	
9	11	0	1	0	0	1	0	0	0	0	0	0	0	0	5	
10	12	0	1	0	1	0	0	0	0	1	1	1	1	1	12	
11	13	0	1	0	1	1	0	0	0	1	1	1	1	1	13	
12	14	0	1	1	0	0	0	0	0	0	0	0	0	0	6	
13	15	0	1	1	0	1	0	0	0	0	0	0	0	0	7	
14	16	0	1	1	1	0	0	0	1	1	1	1	1	1	14	
15	17	0	1	1	1	1	0	1	1	1	1	1	1	1	15	
16	20	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
17	21	1	0	0	0	1	0	0	0	0	0	0	0	0	1	
18	22	1	0	0	1	0	0	0	0	0	0	0	0	1	8	
19	23	1	0	0	1	1	0	0	0	0	0	1	0	0	9	
20	24	1	0	1	0	0	0	0	0	0	0	0	0	0	2	
21	25	1	0	1	0	1	0	0	0	0	0	0	0	0	3	
22	26	1	0	1	1	0	0	0	0	0	1	0	0	0	10	
23	27	1	0	1	1	1	0	0	0	0	1	0	0	0	11	
24	30	1	1	0	0	0	0	0	0	0	0	0	0	0	4	
25	31	1	1	0	0	1	0	0	0	0	0	0	0	0	5	
26	32	1	1	0	1	0	0	0	0	1	0	0	0	0	12	
27	33	1	1	0	1	1	0	0	1	0	0	0	0	0	13	
28	34	1	1	1	0	0	0	0	0	0	0	0	0	0	6	
29	35	1	1	1	0	1	0	0	0	0	0	0	0	0	7	
30	36	1	1	1	1	0	0	1	0	0	0	0	0	0	14	
31	37	1	1	1	1	1	1	0	0	0	0	0	0	0	15	
		4	3	2	1	0	8	7	6	5	4	3	2	1		

LONGMASK

BITMASK



ADDR.		INPUT					OUTPUT							BIT	DESCRIPTION		
DEC.	OCT.	F	D	C	B	A	I BUS 7	I BUS 6	I BUS 5	I BUS 4	I BUS 3	I BUS 2	I BUS 1			I BUS 0	
0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	01	0	0	0	0	1	0	0	0	0	0	0	0	1	1	1	
2	02	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	8
3	03	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	9
4	04	0	0	1	0	0	0	0	0	0	0	1	1	1	1	1	2
5	05	0	0	1	0	1	0	0	0	0	1	1	1	1	1	1	3
6	06	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	10
7	07	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	11
8	10	0	1	0	0	0	0	0	0	1	1	1	1	1	1	1	4
9	11	0	1	0	0	1	0	0	0	1	1	1	1	1	1	1	5
10	12	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	12
11	13	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	13
12	14	0	1	1	0	0	0	0	1	1	1	1	1	1	1	1	6
13	15	0	1	1	0	1	0	1	1	1	1	1	1	1	1	1	7
14	16	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	14
15	17	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	15
16	20	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
17	21	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1
18	22	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	8
19	23	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	9
20	24	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	2
21	25	1	0	1	0	1	0	0	0	0	1	0	0	0	0	0	3
22	26	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	10
23	27	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	11
24	30	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	4
25	31	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	5
26	32	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	12
27	33	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	13
28	34	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	6
29	35	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0	7
30	36	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	14
31	37	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	15
		4	3	2	1	0	8	7	6	5	4	3	2	1			

LONGMASK

BITMASK

ADDR.		INPUT								OUTPUT				FLSE	FLSE	FLSE	
DEC.	OCT.	7	6	5	4	3	2	1	0	4	3	2	1	2	1	0	
		OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE 2	FLSE 1	FLSE 0				
0	000	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	TIME OUT
1	001	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	SEC
2	002	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	SE0
3	003	0	0	0	0	0	0	1	1	1	1	0	0	1	1	1	SE0
4	004	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	QL
5	005	0	0	0	0	0	1	0	1	1	0	0	0	0	0	0	QL
6	006	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	TIME OUT
7	007	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	SES
8	010	0	0	0	0	1	0	0	0	1	1	1	0	1	0	0	I/O PENDING
9	011	0	0	0	0	1	0	0	1	1	0	0	1	1	0	1	SEZ
10	012	0	0	0	0	1	0	1	0	1	0	1	0	1	0	0	SE0
11	013	0	0	0	0	1	0	1	1	1	1	0	1	1	0	1	SEZ
12	014	0	0	0	0	1	1	0	0								
13	015	0	0	0	0	1	1	0	1								
14	016	0	0	0	0	1	1	1	0	1	1	0	1	1	0	1	SEZ
15	017	0	0	0	0	1	1	1	1								
16	020	0	0	0	1	0	0	0	0	1	1	0	0	1	0	0	QL
17	021	0	0	0	1	0	0	0	1	0	0	1	1	1	1	1	SE0
18	022	0	0	0	1	0	0	1	0								
19	023	0	0	0	1	0	0	1	1	1	1	0	0	1	0	0	QL
20	024	0	0	0	1	0	1	0	0								
21	025	0	0	0	1	0	1	0	1	1	0	0	0	1	0	0	TIME OUT
22	026	0	0	0	1	0	1	1	0								
23	027	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	SES
24	030	0	0	0	1	1	0	0	0	1	1	1	0	1	0	0	I/O PENDING
25	031	0	0	0	1	1	0	0	1	1	1	0	1	1	0	1	SEZ
26	032	0	0	0	1	1	0	1	0								
27	033	0	0	0	1	1	0	1	1	1	1	0	1	1	0	1	SEZ
28	034	0	0	0	1	1	1	0	0								
29	035	0	0	0	1	1	1	0	1								
30	036	0	0	0	1	1	1	1	0	1	1	0	1	1	0	1	SEZ
31	037	0	0	0	1	1	1	1	1								
		7	5	4	3	2	1	0		4	3	2	1				

ADDR.		INPUT								OUTPUT				DESCRIPTION
DEC.	OCT.	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE 2	FLSE 1	FLSE 0	
		7	6	5	4	3	2	1	0	4	3	2	1	
32	040	0	0	1	0	0	0	0	0	1	1	0	0	QL
33	041	0	0	1	0	0	0	0	1	0	0	1	1	SEO
34	042	0	0	1	0	0	0	1	0					
35	043	0	0	1	0	0	0	1	1	1	1	0	0	QL
36	044	0	0	1	0	0	1	0	0					
37	045	0	0	1	0	0	1	0	1	1	0	0	0	TIME OUT (L)
38	046	0	0	1	0	0	1	1	0					
39	047	0	0	1	0	0	1	1	1	1	1	1	1	SES
40	050	0	0	1	0	1	0	0	0	1	1	1	0	I/O PENDING
41	051	0	0	1	0	1	0	0	1	1	1	0	1	SEZ
42	052	0	0	1	0	1	0	1	0	1	0	0	1	SEC
43	053	0	0	1	0	1	0	1	1	1	1	0	1	SEZ
44	054	0	0	1	0	1	1	0	0					
45	055	0	0	1	0	1	1	0	1					
46	056	0	0	1	0	1	1	1	0	1	1	0	1	SEZ
47	057	0	0	1	0	1	1	1	1					
48	060	0	0	1	1	0	0	0	0	1	1	0	0	QL
49	061	0	0	1	1	0	0	0	1	0	0	1	1	SEO
50	062	0	0	1	1	0	0	1	0					
51	063	0	0	1	1	0	0	1	1	1	1	0	0	QL
52	064	0	0	1	1	0	1	0	0					
53	065	0	0	1	1	0	1	0	1	1	0	0	0	TIME OUT (L)
54	066	0	0	1	1	0	1	1	0					
55	067	0	0	1	1	0	1	1	1	1	1	1	1	SES
56	070	0	0	1	1	1	0	0	0	1	1	1	0	I/O PENDING
57	071	0	0	1	1	1	0	0	1	1	1	0	1	SEZ
58	072	0	0	1	1	1	0	1	0					
59	073	0	0	1	1	1	0	1	1	1	1	0	1	SEZ
60	074	0	0	1	1	1	1	0	0					
61	075	0	0	1	1	1	1	0	1					
62	076	0	0	1	1	1	1	1	0	1	1	0	1	SEZ
63	077	0	0	1	1	1	1	1	1					
		7	6	5	4	3	2	1	0	4	3	2	1	

ADDR.		INPUT								OUTPUT				DESCRIPTION
DEC.	OCT.	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE. 2	FLSE 1	FLSE 0	
		7	6	5	4	3	2	1	0	4	3	2	1	
64	100	0	1	0	0	0	0	0	0	1	1	0	0	OL
65	101	0	1	0	0	0	0	0	1	0	0	1	1	SEO
66	102	0	1	0	0	0	0	1	0					
67	103	0	1	0	0	0	0	1	1	1	1	0	0	OL
68	104	0	1	0	0	0	1	0	0					
69	105	0	1	0	0	0	1	0	1	1	0	0	0	TIME OUT (L)
70	106	0	1	0	0	0	1	1	0					
71	107	0	1	0	0	0	1	1	1	1	1	1	1	SES
72	110	0	1	0	0	1	0	0	0	1	1	1	0	I/O PENDING
73	111	0	1	0	0	1	0	0	1	1	1	0	1	SEZ
74	112	0	1	0	0	1	0	1	0	1	1	0	1	SEZ
75	113	0	1	0	0	1	0	1	1	1	1	0	1	SEZ
76	114	0	1	0	0	1	1	0	0					
77	115	0	1	0	0	1	1	0	1					
78	116	0	1	0	0	1	1	1	0	1	1	0	1	SEZ
79	117	0	1	0	0	1	1	1	1					
80	120	0	1	0	1	0	0	0	0	1	1	0	0	OL
81	121	0	1	0	1	0	0	0	1	0	0	1	1	SEO
82	122	0	1	0	1	0	0	1	0					
83	123	0	1	0	1	0	0	1	1	1	1	0	0	OL
84	124	0	1	0	1	0	1	0	0					
85	125	0	1	0	1	0	1	0	1	1	0	0	0	TIME OUT (L)
86	126	0	1	0	1	0	1	1	0					
87	127	0	1	0	1	0	1	1	1	1	1	1	1	SES
88	130	0	1	0	1	1	0	0	0	1	1	1	0	I/O PENDING
89	131	0	1	0	1	1	0	0	1	1	1	0	1	SEZ
90	132	0	1	0	1	1	0	1	0	1	1	0	1	SEZ
91	133	0	1	0	1	1	0	1	1	1	1	0	1	SEZ
92	134	0	1	0	1	1	1	0	0					
93	135	0	1	0	1	1	1	0	1					
94	136	0	1	0	1	1	1	1	0	1	1	0	1	SEZ
95	137	0	1	0	1	1	1	1	1					
		7	6	5	4	3	2	1	0	4	3	2	1	

ADDR.		INPUT								OUTPUT				DESCRIPTION
DEC.	OCT.	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE 2	FLSE 1	FLSE 0	
		7	6	5	4	3	2	1	0	4	3	2	1	
96	140	0	1	1	0	0	0	0	0	1	1	0	0	QL
97	141	0	1	1	0	0	0	0	1	0	0	1	1	SEO
98	142	0	1	1	0	0	0	1	0					
99	143	0	1	1	0	0	0	1	1	1	1	0	0	QL
100	144	0	1	1	0	0	1	0	0					
101	145	0	1	1	0	0	1	0	1	1	0	0	0	TIME OUT (L)
102	146	0	1	1	0	0	1	1	0					
103	147	0	1	1	0	0	1	1	1	1	1	1	1	SES
104	150	0	1	1	0	1	0	0	0	1	1	1	0	I/O PENDING
105	151	0	1	1	0	1	0	0	1	1	1	0	1	SEZ
106	152	0	1	1	0	1	0	1	0	1	1	0	1	SEZ
107	153	0	1	1	0	1	0	1	1	1	1	0	1	SEZ
108	154	0	1	1	0	1	1	0	0					
109	155	0	1	1	0	1	1	0	1					
110	156	0	1	1	0	1	1	1	0	1	1	0	1	SEZ
111	157	0	1	1	0	1	1	1	1					
112	160	0	1	1	1	0	0	0	0	1	1	0	0	QL
113	161	0	1	1	1	0	0	0	1	0	0	1	1	SEO
114	162	0	1	1	1	0	0	1	0					
115	163	0	1	1	1	0	0	1	1	1	1	0	0	QL
116	164	0	1	1	1	0	1	0	0					
117	165	0	1	1	1	0	1	0	1	1	0	0	0	TIME OUT (L)
118	166	0	1	1	1	0	1	1	0					
119	167	0	1	1	1	0	1	1	1	1	1	1	1	SES
120	170	0	1	1	1	1	0	0	0	1	1	1	0	I/O PENDING
121	171	0	1	1	1	1	0	0	1	1	1	0	1	SEZ
122	172	0	1	1	1	1	0	1	0	1	0	1	0	SEO
123	173	0	1	1	1	1	0	1	1	1	1	0	1	SEZ
124	174	0	1	1	1	1	1	0	0					
125	175	0	1	1	1	1	1	0	1					
126	176	0	1	1	1	1	1	1	0	1	1	0	1	SEZ
127	177	0	1	1	1	1	1	1	1					
		7	6	5	4	3	2	1	0	4	3	2	1	

ADDR.		INPUT								OUTPUT				DESCRIPTION	
DEC.	OCT.	OP 8	OP 13	OP 10	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE 2	FLSE 1		FLSE 0
		7	6	5	4	3	2	1	0		4	3	2	1	
128	200	1	0	0	0	0	0	0	0		1	1	0	0	QL
129	201	1	0	0	0	0	0	0	1		0	0	1	1	SEO
130	202	1	0	0	0	0	0	1	0						
131	203	1	0	0	0	0	0	1	1		1	1	0	0	QL
132	204	1	0	0	0	0	1	0	0						
133	205	1	0	0	0	0	1	0	1		1	0	0	0	TIME OUT (L)
134	206	1	0	0	0	0	1	1	0						
135	207	1	0	0	0	0	1	1	1		1	1	1	1	SES
136	210	1	0	0	0	1	0	0	0		1	1	1	0	I/O PENDING
137	211	1	0	0	0	1	0	0	1		1	1	0	1	SEZ
138	212	1	0	0	0	1	0	1	0		1	0	1	0	SEZ
139	213	1	0	0	0	1	0	1	1		1	1	0	1	SEZ
140	214	1	0	0	0	1	1	0	0						
141	215	1	0	0	0	1	1	0	1						
142	216	1	0	0	0	1	1	1	0		1	1	0	2	SEZ
143	217	1	0	0	0	1	1	1	1						
144	220	1	0	0	1	0	0	0	0		1	1	0	0	QL
145	221	1	0	0	1	0	0	0	1		0	0	1	1	SEO
146	222	1	0	0	1	0	0	1	0						
147	223	1	0	0	1	0	0	1	1		1	1	0	0	QL
148	224	1	0	0	1	0	1	0	0						
149	225	1	0	0	1	0	1	0	1		1	0	0	0	TIME OUT
150	226	1	0	0	1	0	1	1	0						
151	227	1	0	0	1	0	1	1	1		1	1	1	1	SES
152	230	1	0	0	1	1	0	0	0		1	1	1	0	I/O PENDING
153	231	1	0	0	1	1	0	0	1		1	1	0	1	SEZ
154	232	1	0	0	1	1	0	1	0						
155	233	1	0	0	1	1	0	1	1		1	1	0	1	SEZ
156	234	1	0	0	1	1	1	0	0						
157	235	1	0	0	1	1	1	0	1						
158	236	1	0	0	1	1	1	1	0		1	1	0	1	sez
159	237	1	0	0	1	1	1	1	1						
		7	6	5	4	3	2	1	0		4	3	2	1	

ADDR.		INPUT								OUTPUT				DESCRIPTION
DEC.	OCT.	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW sel	FLSE 2	FLSE 1	FLSE 0	
		7	6	5	4	3	2	1	0	4	3	2	1	
160	240	1	0	1	0	0	0	0	0	1	1	0	0	OL
161	241	1	0	1	0	0	0	0	1	0	0	1	1	SEO
162	242	1	0	1	0	0	0	1	0					
163	243	1	0	1	0	0	0	1	1	1	1	0	0	OL
164	244	1	0	1	0	0	1	0	0					
165	245	1	0	1	0	0	1	0	1	1	0	0	0	TIME OUT
166	246	1	0	1	0	0	1	1	0					
167	247	1	0	1	0	0	1	1	1	1	1	1	1	SES
168	250	1	0	1	0	1	0	0	0	1	1	1	0	I/O PENDING
169	251	1	0	1	0	1	0	0	1	1	1	0	1	SEZ
170	252	1	0	1	0	1	0	1	0	1	0	0	1	SEC
171	253	1	0	1	0	1	0	1	1	1	1	0	1	SEZ
172	254	1	0	1	0	1	1	0	0					
173	255	1	0	1	0	1	1	0	1					
174	256	1	0	1	0	1	1	1	0	1	1	0	1	SEZ
175	257	1	0	1	0	1	1	1	1					
176	260	1	0	1	1	0	0	0	0	1	1	0	0	OL
177	261	1	0	1	1	0	0	0	1	0	0	1	1	SEO
178	262	1	0	1	1	0	0	1	0					
179	263	1	0	1	1	0	0	1	1	1	1	0	0	OL
180	264	1	0	1	1	0	1	0	0					
181	265	1	0	1	1	0	1	0	1	1	0	0	0	TIME OUT
182	266	1	0	1	1	0	1	1	0					
183	267	1	0	1	1	0	1	1	1	1	1	1	1	SES
184	270	1	0	1	1	1	0	0	0	1	1	1	0	I/O PENDING
185	271	1	0	1	1	1	0	0	1	1	1	0	1	SEZ
186	272	1	0	1	1	1	0	1	0					
187	273	1	0	1	1	1	0	1	1	1	1	0	1	SEZ
188	274	1	0	1	1	1	1	0	0					
189	275	1	0	1	1	1	1	0	1					
190	276	1	0	1	1	1	1	1	0	1	1	0	1	SEZ
191	277	1	0	1	1	1	1	1	1					
		7	6	5	4	3	2	1	0	4	3	2	1	

ADDR.		INPUT								OUTPUT				DESCRIPTION
DEC.	OCT.	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE 2.	FLSE 1	FLSE 0	
		7	6	5	4	3	2	1	0	4	3	2	1	
192	300	1	1	0	0	0	0	0	0	1	1	0	0	QL
193	301	1	1	0	0	0	0	0	1	0	0	1	1	SEO
194	302	1	1	0	0	0	0	1	0					
195	303	1	1	0	0	0	0	1	1	1	1	0	0	QL
196	304	1	1	0	0	0	1	0	0					
197	305	1	1	0	0	0	1	0	1	1	0	0	0	TIME OUT
198	306	1	1	0	0	0	1	1	0					
199	307	1	1	0	0	0	1	1	1	1	1	1	1	SES
200	310	1	1	0	0	1	0	0	0	1	1	1	0	I/O PENDING
201	311	1	1	0	0	1	0	0	1	1	1	0	1	SEZ
202	312	1	1	0	0	1	0	1	0	1	1	0	1	SEZ
203	313	1	1	0	0	1	0	1	1	1	1	0	1	SEZ
204	314	1	1	0	0	1	1	0	0					
205	315	1	1	0	0	1	1	0	1					
206	316	1	1	0	0	1	1	1	0	1	1	0	1	SEZ
207	317	1	1	0	0	1	1	1	1					
208	320	1	1	0	1	0	0	0	0	1	1	0	0	QL
209	321	1	1	0	1	0	0	0	1	0	0	1	1	SEO
210	322	1	1	0	1	0	0	1	0					
211	323	1	1	0	1	0	0	1	1	1	1	0	0	QL
212	324	1	1	0	1	0	1	0	0					
213	325	1	1	0	1	0	1	0	1	1	0	0	0	TIME OUT
214	326	1	1	0	1	0	1	1	0					
215	327	1	1	0	1	0	1	1	1	1	1	1	1	SES
216	330	1	1	0	1	1	0	0	0	1	1	1	0	I/O PENDING
217	331	1	1	0	1	1	0	0	1	1	1	0	1	SEZ
218	332	1	1	0	1	1	0	1	0	1	1	0	1	SEZ
219	333	1	1	0	1	1	0	1	1	1	1	0	1	SEZ
220	334	1	1	0	1	1	1	0	0					
221	335	1	1	0	1	1	1	0	1					
222	336	1	1	0	1	1	1	1	0	1	1	0	1	SEZ
223	337	1	1	0	1	1	1	1	1					
		7	6	5	4	3	2	1	0	4	3	2	1	



ADDR.		INPUT								OUTPUT				DESCRIPTION
DEC.	OCT.	OP 8	OP 13	OP 10	OP 15	MDAT 9	MDAT 12	MDAT 13	MDAT 11	ALS/PSW SEL	FLSE 2	FLSE 1	FLSE 0	
		7	6	5	4	3	2	1	0	4	3	2	1	
224	340	1	1	1	0	0	0	0	0	1	1	0	0	QL
225	341	1	1	1	0	0	0	0	1	0	0	1	1	SEO
226	342	1	1	1	0	0	0	1	0					
227	343	1	1	1	0	0	0	1	1	1	1	0	0	QL
228	344	1	1	1	0	0	1	0	0					
229	345	1	1	1	0	0	1	0	1	1	0	0	0	TIME OUT
230	346	1	1	1	0	0	1	1	0					
231	347	1	1	1	0	0	1	1	1	1	1	1	1	SES
232	350	1	1	1	0	1	0	0	0	1	1	1	0	I/O PENDING
233	351	1	1	1	0	1	0	0	1	1	1	0	1	SEZ
234	352	1	1	1	0	1	0	1	0	1	1	0	1	SEZ
235	353	1	1	1	0	1	0	1	1	1	1	0	1	SEZ
236	354	1	1	1	0	1	1	0	0					
237	355	1	1	1	0	1	1	0	1					
238	356	1	1	1	0	1	1	1	0	1	1	0	1	SEZ
239	357	1	1	1	0	1	1	1	1					
240	360	1	1	1	1	0	0	0	0	1	1	0	0	QL
241	361	1	1	1	1	0	0	0	1	0	0	1	1	SEO
242	362	1	1	1	1	0	0	1	0					
243	363	1	1	1	1	0	0	1	1	1	1	0	0	QL
244	364	1	1	1	1	0	1	0	0					
245	365	1	1	1	1	0	1	0	1	1	0	0	0	TIME OUT
246	366	1	1	1	1	0	1	1	0					
247	367	1	1	1	1	0	1	1	1	1	1	1	1	SES
248	370	1	1	1	1	1	0	0	0	1	1	1	0	I/O PENDING
249	371	1	1	1	1	1	0	0	1	1	1	0	1	SEZ
250	372	1	1	1	1	1	0	1	0	1	0	0	1	SEC
251	373	1	1	1	1	1	0	1	1	1	1	0	1	SEZ
252	374	1	1	1	1	1	1	0	0					
253	375	1	1	1	1	1	1	0	1					
254	376	1	1	1	1	1	1	1	0	1	1	0	1	SEZ
255	377	1	1	1	1	1	1	1	1					
		7	6	5	4	3	2	1	0	4	3	2	1	

MICRO PROGRAM BOARD (MPB)

sign/date  
GB/780521

page

repl

project

5

SIGNAL LISTS

MICRO PROGRAM BOARD (MPB)	sign/date	page
WIRE LIST                      W1	GB/780315	
	repl	project

PLUG TYPE :	P/N 5.58102-04
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :
----------

REFERENCE DESIGNATION	MPB    P1    (E1)
	ALB    J1

PIN NO.	SIGNAL NAME	INPUT/OUTPUT
1	CPALS	I
2	PER2 (H)	I
3	PER0 (H)	I
4	GIBUSCONT	O
5	LDMCU (L)	I
6	CPALS	I
7	CPMCU	I
8	LDMCU (H)	I
9	GND	
10	GND	
11	GND	
12	GND	
13	GND	
14	PER0 (L)	I
15	GND	
16	GND	

MICRO PROGRAM BOARD (MPB)		sign/date GB/780315	page
WIRE LIST	W2	repl	project

PLUG TYPE :	P/N 5.58102-04
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :
----------

REFERENCE DESIGNATION	MPB P2 (H2)
	ALB J2

PIN NO.	SIGNAL NAME	INPUT/OUTPUT
1	GND	
2	DIS PRE (H)	I
3	JZR (H)	0
4	GND	
5	I BUS 4	I/O
6	PSW/ALS SEL	0
7	I BUS 5	I/O
8	I BUS	I/O
9	GND	
10	I BUS 14	I/O
11	I BUS 13	I/O
12	I BUS 12	I/O
13	I BUS 11	I/O
14	I BUS 10	I/O
15	I BUS 9	I/O
16	I BUS 8	I/O

400 - 741

MICRO PROGRAM BOARD (MPB)	sign/date GB/780315	page
WIRE LIST <span style="float:right">W3</span>	repr	project

PLUG TYPE :	P/N 5.58102-08
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :

REFERENCE DESIGNATION	MPB P3 (H4)
	ALB J3

PIN NO.	SIGNAL NAME	INPUT/OUTPUT
1	MDAT 20	0
2	MDAT 7	0
3	MDAT 16	0
4	MDAT 19	0
5	GND	
6	MDAT 17	0
7	MDAT 18	0
8	GND	
9	GND	
10	I BUS 0	I/O
11	I BUS 1	I/O
12	I BUS 2	I/O
13	I BUS 3	I/O
14	I BUS 15	I/O
15	I BUS 7	I/O
16	GND	

MICRO PROGRAM BOARD (MPB) WIRE LIST	W4	sign/date GB/770315	page
		repl	project

PLUG TYPE :	P/N	5.58102-02
CABEL TYPE: 16 WIRES FLAT CABLE		

LENGTH :		
REFERENCE DESIGNATION	MPB P4 (I1)	
	ALB J4	

PIN NO.	SIGNAL NAME	INPUT/OUTPUT
1	MDAT 35	0
2	MDAT 34	0
3	GND	
4	MDAT 32	0
5	MDAT 33	0
6	GND	
7	MDAT 36	0
8	GND	
9	SES	I
10	SEO	I
11	SEZ	I
12	SEC	I
13	I/O PENDING	I
14	SOO	I
15	Q1	I
16	TIME OUT	I

MICRO PROGRAM BOARD (MPB)	sign/date	page
WIRE LIST	GB/770315	
W5	repr	project

PLUG TYPE :	P/N 5.58102-04
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :

REFERENCE DESIGNATION	MPB P5 (I3)
	ALB J5

PIN NO.	SIGNAL NAME	INPUT/OUTPUT
1	MDAT 0	0
2	GND	
3	MDAT 5	0
4	MDAT 4	0
5	MDAT 6	0
6	MDAT 22	0
7	TIMER INT	I
8	MODIFY	I
9	POWER DETECT	I
10	CPU INT	I
11	GND	
12	OP8	0
13	GND	
14	OP0	0
15	OP2	0
16	OP1	0

MICRO PROGRAM BOARD (MPB)

WIRE LIST

W6

sign/date  
GB/770315

page

repl

project

PLUG TYPE :

CABEL TYPE: 16 WIRES FLAT CABLE

P/N

5.58102-07

LENGTH :

REFERENCE  
DESIGNATION

MPB P6 (I5)

ALB J6

PIN NO.

SIGNAL NAME

INPUT/OUTPUT

1

BA1

0

2

BA0

0

3

GND

4

MDAT 1

I

5

BA3

0

6

BA2

0

7

AA1

0

8

AA0

0

9

GND

10

AA2

0

11

AA3

0

12

GND

13

MDAT 2

0

14

MDAT 3

0

15

MDAT 21

0

16

MDAT 23

0



1. INTRODUCTION

The ALB is one of the 3 PCB belonging to the CPU CR8001/2 & CR8001/3. The ALB is the middle board of the 3 CPU boards and the connection to the two other the MPB and the BIB are carried out by means of flat cables for the signals and two desired wires to each of the two other boards for the power +5V and GND.

2. GENERAL DESCRIPTION

The ALB perform the arithmetics and logical function in the CPU under control of the micro program located on the MPB. The interconnection of the two internal busses the I-BUS and the T-BUS interrupt and process status word (PSW) are also located on the ALB.

The data input/output to the board comes from the BIB via the 16 bits T-BUS. The T-BUS is a 3-state multiplexed bus where the bus access is shared between the ALS output, the 4/8 shifter and the BIB. The multiplexing of the bus is H/W controlled meaning that it is taken out from the master timing on the BIB. The other internal bus, the I-BUS, is an open collector bus with a cycle time corresponding to the  $\mu$  step cycle time 375 ns and the sources to it, is controlled by the  $\mu$  program. the source for the I-BUS is either the 4 words T-File, PSW or the Mask circuit located on the MPB. The I-BUS is input to the ALU & the PSW.

The data input from the BIB on the T-BUS is always loaded into the T-File, which have two registers for data TFD1-2, and two registers for instructions TFI1-2, one for the current swaped instruction, and one for the next "Advantage Instruction Fetch". The T-File output is input to the ALU, PSW and the 4/8 shifter.

When the data from the BIB has to be loaded into the ALS, it can go direct through the T-File and the ALS ALU and to the ALS's internal registers or the address or data register located on the BIB.

The destination of the data is determined by the  $\mu$  program, ALS B address and/or bus control functions. If e.g the operation on the data was to And it with a register and store the result in another register the following was specified by the  $\mu$  program.

Destination register : B address  
Register to be : A address  
And data input with A : I0-I7 ALS func.  
Bus In to TD1  $\rightarrow$  to Data In : Bus Control func. T-File Control.



When the instruction is loaded into the OP register located on the MPB, the instruction is transferred to the I-BUS from the T-File output and in the same  $\mu$  cycle the instruction is swaped by the 4/8 shifter and loaded back into the T-File in the other instructions register TFI. If the instructions is of the type with displacement it can be fetched from the T-File to the ALS data input and at the same time force a mask on the I-BUS and thereby set the I-BUS to zero except for the displacement, this feature is used for e.g. base relative instructions where the masked displacement is added to the MBASE register to give the memory address.

The shift circuit located above the ALS in the block diagram, is used in shift instruction to perform shift of 16 bits or 32 bits word with the shift input controlled from the  $\mu$  program via the A address. The shift circuit is also used for generation of the addressing mode byte/word or I/O. The data fetch from the main memory is checked for correct parity, and when data is transferred to the memory parity bits is added. This function is performed in the Parity & Time out circuit.

If parity error or an addressing time out is recognized the CPU will be reset. The interrupt signals are only enabled to the MPB when a JZR(H) occurs. If an interrupt is waiting and the corresponding mask bit in PSW is not set the signal DIS PRE(H) will go active and thereby force the  $\mu$  program to the interrupt routine DIS PRE (H) will stay active if the preceding instruction was a modify MODIFY (H) active.

The process status word PSW contain different status bits relevant for the process. Some of the bit are under S/W control and can be loaded from the I-BUS.

The output from PSW is available in the I-BUS, and thereby for the ALS, if specified by the  $\mu$  program. Some of the bits are used for controlling the H/W e.g. the three interrupt mask bits and page bits. The contents of PSW is specified in the ALB block diagram.



### 3. SPECIFICATIONS

The ALB is a standard CR80 PCB described to fit into the CPU CR8001/2 and CPU CR8001/3. The connection to the other two boards MPB & BIB is carried out by 16 wires flat cables ref signal lists section 6. All input and output signals are normal TTL logic levels i.e.

High level:  $2.0 < V_H < 5V$

Low level :  $0 < V_L < 0.8V$

#### 3.1 Memory & I/O Addressing with 20 Bits

2 mode bits : word, U byte, L byte and I/O  
2 page bits from PSW, OP0,1 zero or OP8 (I/O)  
16 word address bits

#### 3.2 Operate on 16 bits data

#### 3.3 Parity check and generation when communicates with main memory.

#### 3.4 22 x 16 bits registers, all available for the $\mu$ programmer.

#### 3.5 3 interrupt types : Timer, I/O & CPU Mask bits in PSW for disabling of interrupt.

#### 3.6 Cycle time min. 375 ns.

#### 3.7 Mechanical dimensions

CR80 standard PCB without edge connector 220 x 280 mm  
High of component side : 8 mm  
High of soldering side : 8 mm

3.8 Power consumption

+5V             $\pm$  A

#### 4. FUNCTIONAL DESCRIPTION

This section gives a detailed description of the circuit located on the ALB. The description of the board is based upon the block diagram and the blocked schematic.

The ALB is divided into the following four functional blocks:

- |                                 |          |
|---------------------------------|----------|
| 1. T - I-BUS Interconnection    | F-TIBI-1 |
| 2. PSW & Interrupt              | F-PSW-1  |
| 3. Interrupt Control            | F-IC-1   |
| 4. Arithmetical Logical Section | F-ALS-1  |

These functional blocks are described in the following.

##### 4.1 T - I-BUS Interconnection F-TIBI-1


The function of F-TIBI-1 is to make the connection between the T-BUS and the I-BUS so, that the data on the T-BUS (ALS out/4/8 shift out and BUS In) can be synchronized to the  $\mu$  cycles before it is feed to the ALS via the I-BUS. This synchronization is carried out by a four words register file (T-File) which at the same time is used as temporary storages for the data and the instructions.

Beside the T-File a 4 or 8 shift selector is included, so that the I-BUS can go via the T-BUS to the T-File, Address Register and Data Register, the two last are present on the BIB. The timing of the two internal CPU bus's and the decoding of the function code to the block MDAT 16-20 is specified in Functional Table 4.1. Note that the MDAT signals are used for controlling the CR80 Bus's also.



TABLE 4.1

FUNCTION	MDAT		T-FILE FUNCTIONS												D REG		T-FILE			
	NO.	2	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
BCNOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	T11
FNI	1	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	T12
INS1	2	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	TD1
TD1	3	0	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	TD2
INC OUT	4	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	
ARSF TD1	5	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	
TD2	6	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
INS1 FI	7	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
LAR	8	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
ALS TD1	9	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
FI	10	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
MAR TD1	11	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
ALS DR MAR	12	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
T11 S8 TD1	13	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
T11 S4 TD1	14	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
TD1 FI	15	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
TD1 SW TD2	16	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
TD1 SW MAR	17	1	0	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	
INC IN	18	1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
DR MALS	19	1	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	
ALS TD2	20	1	0	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
SEM FET	21	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	
SEM STO	22	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	
MALS TD1	23	1	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
TD2 SP ALS	24	1	1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
TD1 SF ALS	25	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	
FUNC MAR	26	1	1	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
MAR FUNC	27	1	1	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	
MALS FUNC	28	1	1	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
ALS FUNC	29	1	1	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	
FUNC MALS	30	1	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	
FUNC TD1	31	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	



CHRISTIAN ROVSING A/S

A.L. Board  
T-File Control  
Functional Table

Scale	78 - 04 - 05	Approved	E	Issue	1
Date	78 - 04 - 05			Date	78 - 04 - 05
Drawn	GB/LJA			Approved	
Parts no		3-1674			
Print no		Sheet 1 of 1 sheets			

The T - I-BUS Interconnection is divided in three logical blocks.

1. T-File L-TF-1
2. 4/8 Shift Selector L-4/8SS-1
3. T-File Control L-TFC-1

#### 4.1.1 T-File L-TF-1


The T-File consist of four 4 x 4 bit OC register files with the input connected to the T-BUS and the output connected to the I-BUS.

The input/output configuration is so that I-BUS 0 correspond to T-BUS 0 etc.

The read address and the output enable is controlled from the T-File Control in synchronous with the  $\mu$  cycle while the input address and load pulse is synchronized to the multiplexed T-BUS. Timing Diagram fig. 4.1.1 specify the read and write timing for the T-File.

T-File Address & Load Signals Timing Diagram

Fig. 4.1.1



Reset Control Timing Diagram




Fig. 4.1.2.

4.1.2 4/8 Shift Selector L-4/8SS-1

This logical blocks consist of four Quad 2 to 1 selectors with 3-state outputs connected to the T-BUS and enabled synchronous with the internal CPU timing ref. fig. 4.1.1.

The 2 x 16 bits input is connected so that the I-BUS is shifted left either 4 or 8 as shown in table 4.1.2.

The 4/8 shift is controlled from the T-File Control (SHIFT 8 (L)).

Table 4.1.2  
Shift Selector.

SHIFT8(L)	T-BUS															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8
1	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12

4.1.3 T-File Control L-TFC-1

Control of the T-File and the shift selector is carried out by means of a PROM and register circuit. The input to the two 32 x 8 PROM's is MDAT 16 - 20 from the MPB. 12 of the PROM outputs are stored in a register on the rising edge of the signal D PER0 (H), and the outputs are selected in groups of four lines, synchronous with the timing signals D PER0 (H), PER1 (H) & PER2 (H) from the BIB to generate the three different address pattern used during one  $\mu$  cycle for the T-File input address. Two of the four selected signals are strobed with 8 MHz to give the correct address hold time for the T-File Load pulse LDT-File and the data register load pulse LD D-REG-

The four last outputs from the PROM's are latched on the signal GI BUS CONT ( $\sim$ delayed PER2 (H)) for controlling the I-BUS T-File read and enable and the SHIFT 8 (L).


Table 4.1.3 specify the PROM output selection scheme and fig. 4.1.3 specify the timing of the circuit and the PROM contents. The PROM tables for CR1296 & CR1297 are included in section 5.

TABLE 4.1.3

PER0	PER1	PER2	WAITF	WAOTF	LDT-FILE	LDD-REG	TBUS
1	0	0	R1.5	R2.6	$\overline{R2.4}$	R2.8	ALS
0	1	0	R1.8	R2.5	$\overline{R2.1}$	R2.2	4/8 SHIFT
0	0	1	R1.4	R1.3	$\overline{R2.3}$	R2.7	BIB
0	0	0	0	0	1	0	BIB

This condition is period 3 which is only used when the special func. instructions Func Mem is executed and the addressed memory is located on the CR80 Main Bus.

Fig. 4.1.3



CHRISTIAN ROVSING A/S

A.L. Board  
T-File Control  
Functional Table

Scale	Approved	Issue	1
Date 78 - 04 - 05	E	Date	78 - 04 - 05
Drawn GB/LJA		Approved	
Parts no	3-1674		
Print no	Sheet 1 of 1 sheets		



## 4.2 PSW & Interrupt F-PSWI-1

All the circuit necessary for the process status word (PSW) and the control circuit for interrupt receiving are in F-PSWI-1. The input to PSW comes from the I-BUS for the S/W controller part, and the other bits comes from the H/W direct, e.g. the 3 bit CPU NO is from a 3 bit DIL switch. The control of the I/O interrupts, Timer & CPU and PSW is included in the F-PSWI-1 and consist of a 32 x 8 PROM with some of the outputs synchronized to the master timing by gates. The functional block consist of three logical blocks:

1. PSW Interrupt Control      L-PIC-1
2. Process Status Word        L-PSW-1
3. PSW Driver                 L-PD-1

### 4.2.1 PSW Interrupt Contol L-PIC-1


Input to the L-PIC-1 is u program lines MDAT 32 - MDAT 36 which also are used for controlling the OP register on MPB. These func signals are decoded by a 32 x 8 PROM CR1300 (ref. PROM tables section 5) and the output from CR1300 control loading of the PSW, transfer of the PSW, I-BUS and the modify and interrupt bits. Table 4.2.1 specify the functions and the timing for the signals derived from the PROM.

Table 4.2.1

FUNCTION	NO.	MDAT					PROM OUTPUTS						DESCRIPTION		
		35	34	32	33	36	FORCE CPU INT (H)	SEL ARLD	EN MOD	SU EN PSW	INT CL1	INT CL0		G CPAR PSW	G CP PSW
TMOD	4	0	0	1	0	0	0	1	1	1	1	1	1	0	TOGGLING OF THE MODIFY FLIP FLOP
CLTM	7	0	0	1	1	1	0	1	0	1	1	0	0	0	TIMER INTERRUPT FLIP FLOP IS CLEARED
CLCPV	9	0	1	0	0	1	0	1	0	1	0	0	0	0	CPU INTERRUPT FLIP FLOP IS CLEARED
CL I/O	11	0	1	0	1	1	0	1	0	1	0	1	0	0	I/O INTERRUPT FLIP FLOP IS CLEARED
SETCOND	14	0	1	1	1	0	0	1	0	1	1	1	1	0	ALS OUTPUT FLOGS ZERO OVERFLOW, CARRY & SIGN → PSW
CPUINT	16	1	0	0	0	0	1	1	0	1	1	1	0	0	TRANSFER OF CPU INTERRUPT TO ALL THE CPU'S IN THE SYSTEM
I → PSW	18	1	0	0	1	0	0	0	0	1	1	1	1	1	PSW IS LOADED WITH THE I BUS EXCEPT THE CPU ADDRESS SWITCH
PSW → I	20	1	0	1	0	0	0	1	0	0	1	1	0	0	PSW IS TRANSFERED TO THE I BUS
NOT USED							1	1	1	1	1	1	1	1	THESE BITPATTERN MAY NOT BE USED
REMAINING							0	1	0	1	1	1	0	0	NO OP FOR THE PSW & INTERRUPT CIRCUIT

PSW CONTENTS

BIT NO.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TIMER MASK																
CPU MASK																
I/O MASK																
TRANSFER ERROR																
LOCAL INTERRUPT																
CPU ADD 0																
CPU ADD 1																
CPU ADD 2																
ALL ZEROR																
SIGN																
OVER FLOW																
CARRY																
PG 0																
PG 1																
PRI 1																
PRI 0																



CHRISTIAN ROVSING A/S

A.L. Board  
PSW & Interrupt Circuit  
Functional Table

Scale		Approved		Issue	1
Date	78 - 06 - 01	E		Date	78-06-01
Drawn	GB/LP			Approved	
Parts no		3-1679			
Print no		Sheet 1 of 1 sheets			

#### 4.2.2 Process Status Word L-PSW-1

The PSW contain the 16 bits which constitute the CPU CR8001's status word. PSW and the control of it is specified in the table overleaf.

The timing specification for the PSW operation is specified in table 4.2.1

The priority bits PRI0 & PRI1 are in the I/O interrupt circuit compared with the priority code from the interrupt present in the MBC, so that an interrupt only will be serviced if the PSW priority are less or equal to the MBC priority.

The page bits PG1 & PG0 are feed to the carry/page control circuit and used for to provide an off-set to the data addresses.

BIT NUMBER	NAME	loadable	CONTROLLED BY	DESCRIPTION
15	Timer mask	Y	Software	High means: fast timer disabled
14	CPU mask	Y	Software	High means: CPU interrupts disabled
13	IO mask	Y	Software	High means: IO interrupts disabled
12	Time-out	Y	Hardware	Set when a time-out condition occurs
11	Local-int	Y	Firmware	Set when a local interrupt is generated
10	CPU NMB2	N	Hardware	} CPU number. Set by switches
9	CPU NMB1	N	Hardware	
8	CPU NMB0	N	Hardware	
7	Z	Y	Firmware	The all zeroes condition of some arithmetic operations (1 = all zeroes).
6	S	Y	Firmware	The sign bit of the result of some arithmetic operations
5	V	Y	Firmware	The overflow condition of some arithmetic operations (1 means no overflow)
4	C	Y	Firmware	The carry of some arithmetic operations (1 means carry)
3	<i>LSB</i> PGO	Y	Software	} Page indication. Provides an off-set in multiples of 64K to <u>data</u> addresses PGL is most significant.
2	<i>MSB</i> PGL	Y	Software	
1	<i>MSB</i> PRI1	Y	SOFTWARE	} Process priority <i>PRI 1 is most significant</i>
0	<i>LSB</i> PRI0	Y	Software	

**NOTE:**

The only bits which cannot be controlled by a LOAP PSW instruction are 8,9,10.



CHRISTIAN ROVSING A/S

CR8001

PROGRAM STATUS WORD, PSW.

Scale		Approved		Issue	
Date	760323			Date	76
Drawn	JHØ				
Parts no		FIG 1			
Drawn by		Scale	1:1		

The Z, S, V & C bits are feed to a selector together with the corresponding ALS output and used on the MPB for flag test. The selection of PSW or ALS as source is controlled from the MPB (PSW/ALS SEL). The bits can be updated from the I-BUS or the ALS.

The 3 bits CPU number is switch selectable, the address bit 0 is furthermore used for the authority control during Sub Bus transfer.

The local interrupt bit is set by the firmware, e.g. illegal instruction.

The three mask bits (Timer, CPU & I/O) will disable the corresponding interrupt in the interrupt circuit.

#### 4.2.3

##### PSW Driver L-PD-1

The PSW Driver is open collector NAND gates for transferring the contents of PSW to the I-BUS.

#### 4.3 Interrupt Control F-IC-1

Synchronization and masking of the incoming interrupt from the system (Timer, CPU & I/O) is carried out in this functional block. Treatment of the internal H/W generated interrupts, time out and parity error are also performed in F-IC-1 together with the carry/page control function.


The functions block is divided in the following three logical blocks.

1. Parity & Time Out           L-P&TO-1
2. Carry & Page Control       L-C&PC-1
3. Interrupt Circuit           L-IC-1

##### 4.3.1 Parity & Time Out L-P&TO-1

The data received from the CR80 main memory is checked for correct parity (ODD), and when data is transferred to the memory the parity is added to the data word when it is loaded from the T-BUS into the data register located on the BIB. When the communication is I/O the parity is not checked. If a parity error is recognized a pulse is transferred to the BIB and to a FF (Parity Error) is set. The signal will via the BIB reset the CPU by the signal LD MCU, and during the start up sequence a test of time out FF and parity error FF will be executed under control of the Carry & Page Control (TSE,PSE). The two FF's are reset when PSW is loaded. Timing diagram fig. 4.3.1 specify the L-P&TO-1 signal sequences.

Parity & Timing Out Timing Diagram



PARITY IS CHECKED ON THE FALLING EDGE OF BN ALS OUT

Fig. 4.3.1

#### 4.3.2 Carry & Page Control L-C&PC-1

Control of the two page bits SEA16 and SEA17 used to specify which of the four 64 K word pages the data are located in, is carried out by a PROM CR1295 which control a dual 4 to 1 selector. For the contents of the 32 x 8 CR1295 ref. section 5 PROM tables.

The input carry to the ALS and the two signal used for selecting parity error/time out as test input for the MPB is controlled by CR1295 also.

Input to CR1295 are MDAT 21-23 and the carry stored in PSW (PSWC). Table 4.3.2 specify the function of L-C&PC-1.



TABLE 4.3.2  
 Carry & Page Control

FUNCTION	NO DEC	INPUT			TIMEOUT (L)	SEA 17	SEA 16	CARRY IN
		21	22	23				
CPZ	0	0	0	0	TOVPE	OP0	1	
CCP	1	0	0	1	TOVPE	PG0	1	
PZ	2	0	1	0	TOVPE	0	0	
CP		0	1	1	TOVPE	PG0	0	
I/O		1	0	0	TOVPE	OP8	0	
PSWCP		1	0	1	TOVPE	PG0	PSWC	
TOF		1	1	1	PE	NA	1	

### 4.3.3 Interrupt Circuit

Storing and synchronization of the three interrupt timer, CPU & I/O to the first step of the instruction decoding (JZR(H): active) is performed in L-IC-1.

The timer interrupt signal from the BIB is used as clock for a FF and the FF is locked afterwards by a feed back from the Q output to the S input.

Reset of timer interrupt is controlled from L-PIC-1 ref table 4.2.1 or from the PSW Mask bit.

I/O interrupt is a combination of the PSW priority bits PRI0 & 1 and the interrupt queue status from the MBC module P0. P1 & INT (L).

The signal I/O INT(L) is active when the levels of PSW priority is less or equal to the MBC priority. When the CPU access the Main Bus for fetching of the interrupt in the MBC, the interrupt condition is stored in a FF (I/O PENDING), because the interrupt could have been fetched from an other CPU. By testing the I/O pending the validity of the fetched interrupt is checked. I/O INT (L) is reset by the L-PIC-1 ref table 4.2.1 and the PSW mask bit.

When a CPU Interrupt is received a FF is clocked and the signal CPU I (L) goes active. The FF is cleared of the internal master clear signal DCL (L) because the PSW mask bit only gates the FF output without resetting the FF meaning that a CPU interrupt always will be serviced.

The three stored interrupts is synchronized to the internal timing by a latch enabled of GI BUS CUNI. The signal DIS PRE (H) used by the MPB for start up of interrupt routine will be disabled if the preceding instruction was a modify (MODIFY (H)) if the

modify flag is passive DIS PRE (H) will be forced high by JZR, and one or more stored interrupts.

#### 4.4 Arithmetical Logical Section F-ALS-1

All the arithmetical , logical and shift operation are performed by the arithmetical logical section. There is to logical blocks in F-ALS-1.

##### 1. Shift Control

##### 2. Arithmetical Logical Section L-ALS-1

#### 4.4.1 Shift Control L-SC-1

The four shift in/out to the ALL registers (RAM & Q) are set up controlled by the A address used for addressing of the ALS registers. Beside the shift function this logical block generate the two address mode bits IA18, IA19 used for specifying word byte/L byte/u & I/O. The two mode bits are clocked into two FF from the shift control PROM CR 1301 ( PROM table ref section 5 ) on the rising edge of the ALU clock (CP ALS). When the contents of the address mode bits is different from word address ("1", "1") the clock pulse will be disabled. It means that the mode bits will stay stable during more  $\mu$  cycles until a bus transfer occurs where they are reset, ref. table 4.4.1.

This set up scheme for I/O & byte addressing put restrictions on the addressing because it has to be set up and cycle before the bus transfer take place.

The four shift input are controlled by a 3-state selector circuit with the 3-state output controlled by the MDAT 5 which at the same time are used by the ALV to enable/disable the correspond shift out/in. The selection is carried out by CR1301.

For more details ref table 4.4.1.

FUNCTION	CR1301 INPUT				IA19	IA18	LSB OR MSB DETERMINED BY MDRT S:		DESCRIPTION OF SHIFT CONTROL FUNCTION	
	GS01	AA1	AA0	AA3			AA2	REG SHIFT IN		Q SHIFT IN
LL	0	0	0	0	0	1	1	0"	0"	15 REG 0 → 0
RL	0	0	0	0	1	1	1	0"	0"	15 REG 0 → 0
RC	0	0	0	1	0	1	1	SRL	SQL	15 REG 0 → 0
BYTE	0	0	0	1	1	1	0	0"	0"	15 REG 0 → 0 OLSb: "0" LOWER BYTE
BYTE	1	0	0	1	1	0	1	0"	0"	15 REG 0 → 0 OLSb: "1" UPPER BYTE
LLL	0	0	1	0	0	1	1	0"	SRM	15 REG 0 → 0
RCL	0	0	1	0	1	1	1	SCL	0"	15 REG 0 → 0
MUL	0	0	1	1	1	1	1	S00V	SRL	15 REG 0 → 0
LC	0	1	0	0	0	1	1	SRM	SQM	15 REG 0 → 0
RA	0	1	0	0	1	1	1	SIGN	SIGN	15 REG 0 → 0
LCL	0	1	1	0	0	1	1	SQM	SRM	15 REG 0 → 0
DIV	0	1	1	1	0	1	1	SQM	SIGN	15 REG 0 → 0
1/0	0	1	1	1	1	0	0	0"	0"	15 REG 0 → 0 SIGN TBUS 15

**CHRISTIAN ROVSING A/S**

**A.L. Board**  
Shift Control  
Functional Table

Scale	Approved	Issue	1
Date: 78 - 05 - 31	E	Date	78-05-31
Drawn: GB/LP		Approved	
Parts no	<b>3-1678</b>		
Print no	Sheet 1 of 2 sheets		

GEA-HQH

Page 22.1 2.7

CPD Kansas, June 1972

FUNCTION	CR1301 INPUT				LSB OR MSB DETERMINED BY MDRT 5:		DESCRIPTION OF SHIFT CONTROL FUNCTION			
	GS01	AA1	AA0	AA3	AA2	IA19	IA18	Q SHIFT IN	Q SHIFT IN	
LL	0	0	0	0	0	1	1	"0"	"0"	
RL	0	0	0	0	1	1	1	"0"	"0"	
RC	0	0	0	1	0	1	1	SRL	SQL	
BYTE	0	0	0	1	1	1	0	"0"	"0"	
BYTE	1	0	0	1	1	0	1	"0"	"0"	
LLL	0	0	1	0	0	1	1	"0"	SRM	
RCL	0	0	1	0	1	1	1	SOL	"0"	
MUL	0	0	1	1	1	1	1	S00V	SRL	
LC	0	1	0	0	0	1	1	SRM	SQM	
RA	0	1	0	0	1	1	1	SIGN	SIGN	
LCL	0	1	1	0	0	1	1	SQM	SRM	
DIV	0	1	1	1	0	1	1	SQM	SIGN	
ILO	0	1	1	1	1	0	0	"0"	"0"	



CHRISTIAN ROVSING A/S

A.L. Board  
Shift Control  
Functional Table

Scale	Approved	Issue	1
Date	78 - 05 - 31	Date	78 - 05 - 31
Drawn	GB/LP	Approved	
Parts no	3-1678		
Print no	Sheet 1 of 2 sheets		

Table 4.4.1

FUNCTION	CR1301 INPUT				LSB OR MSB DETERMINED BY MORT 5:		DESCRIPTION OF SHIFT CONTROL FUNCTION		
	GS01	AA1	AA0	AA3	AA2	IA19	IA18	Q SHIFT IN	Q SHIFT IN
LL	0	0	0	0	0	1	1	"0"	
RL	0	0	0	0	1	1	1	"0"	
RC	0	0	0	1	0	1	1	SQ L	
BYTE	0	0	0	1	1	1	0	"0"	
BYTE	1	0	0	1	1	0	1	"0"	
LLL	0	0	1	0	0	1	1	SRM	
RCL	0	0	1	0	1	1	1	"0"	
MUL	0	0	1	1	1	1	1	SRL	
LC	0	1	0	0	0	1	1	SQM	
RA	0	1	0	0	1	1	1	SIGN	
LCL	0	1	1	0	0	1	1	SRM	
DIV	0	1	1	1	0	1	1	SIGN	
ILO	0	1	1	1	1	0	0	"0"	




CHRISTIAN ROVSING A/S

A.L. Board  
Shift Control  
Functional Table

Scale	Date	Approved	Issue
	78 - 05 - 31	E	1
Drawn	GB/LP		Date
			78-05-31
Parts no			Approved
Print no		3-1678	
		Sheet 1 of 2 sheets	

Table 4.4.1



CHRISTIAN ROVSING A/S

A.L. Board  
Shift Control  
Functional Table

Scale		Approved	Issue	1			
Date	78 - 06 - 01	E	Date	78-06-01			
Drawn	GB/LP		Approved				
Part no		3-1678					
Print no		Sheet 2 of 2 sheets					



4.4.2 Arithmetical Logical Section L-ALS-1

The arithmetical and logical operations in the CPU CR8001 are performed by four MM6701 chips with a carry load ahead generator for improving of the cycle time to 375 ns.

The 16 bits input word is the I-BUS and the output is the T-BUS the function control is carried out from the MPB  $\mu$  program direct for the 8 bit instruction bys MDAT 0-7 and indirect via the address selectors for the register A- and B addressing located on the MPB too.

The following data sheets specify the ALU chips.



# 4-BIT EXPANDABLE BIPOLAR MICROCONTROLLER

# 5701/6701

**Monolithic  
Memories**  
INCORPORATED

KNUD KAMUK <sup>1/5</sup>  
Bredebovej 31 . 2800 Lyngby  
☎ (02) \*83 83 83

MILITARY	COMMERCIAL
X	
	X

5701  
6701


## PRODUCT FEATURES

- Complete 4-Bit Bipolar LSI Processor Slice on a Single Chip.
- Replaces 25 TTL MSI Packages and Saves 5.5 Watts.
- 1000 Gate Complexity Schottky LSI — Single Layer Metal.
- 36 Instructions — Arithmetic, Logic, and Shifting Capability with Overflow Detection. Active High or Active Low Logic.
- 16 Directly Addressable, Two-Port, General Purpose Accumulators — Full 2 Address Capability, Some 3 Register Operations
- A Separate Q-Register Useful as a Scratchpad or Accumulator Extension. Direct Data in and Accumulator Operations.
- Separate Low Fan in Input Bus and 3 State Output Bus.
- Expandable to Handle N Bit Words with Full Carry Look-Ahead.
- 175 ns Cycle (6701) Which Can Perform Multiple Nano-instructions such as Subtract, Shift, and Store in One Cycle.

## APPLICATIONS

- The Ideal Product for Upgrading or Replacing Existing Central Processing Units and Maintaining the Existing Software. The 5701/6701 can be Microprogrammed to Efficiently Emulate (Simulate) Most Machines.
- Hard Wired Controllers — Tape and Disk Controllers — Data Concentrators.
- Point of Sale Terminals, Special Purpose Processors.
- Process and Machine Control.
- Word Processing and Navigation Systems.
- Intelligent Terminals and Game Machines.
- Traffic Control and Communications Systems.
- Upgrade Systems Using the 74181, 9340, 9341, 74S281 Arithmetic Logic Units

## BLOCK DIAGRAM — 5701/6701



**Monolithic Memories**  
INCORPORATED


1165 East Arques Avenue/Sunnyvale, California 94086 (408) 739-3535  
TWX 910-339-9229

**EXPANDABLE 4 BIT SLICE — 40 PIN PKG.**

**LEGEND**

- — PACKAGE INPUT
- — PACKAGE OUTPUT
- — PACKAGE INPUT AND OUTPUT

- — SHIFT LEFT (SLO)
- — SHIFT RIGHT IN (SRI)
- — SHIFT RIGHT OUT (SRO)
- — SHIFT LEFT IN (SLI)
- — SHIFT LEFT OUT (SLO)
- — SHIFT RIGHT IN (SRI)
- — SHIFT RIGHT OUT (SRO)



**Figure 1**

## I. INTRODUCTION

### GENERAL DESCRIPTION

The 5701/6701 is designed to be used as a 4-bit processor slice of a conventional central processing unit (C.P.U.). It can also be used in peripheral controllers, (tape, disk, etc.) or as the heart of a microprocessor, terminal, or computer. It is a single chip bipolar LSI device which replaces more than 1000 TTL gates.

The two address capability (ability to work on two accumulators at once) and the powerful nano-instructions permit design of sub 1 microsecond cycle time hard wired C.P.U.'s or efficient emulation (imitation) of conventional machines using off chip ROMs for microprogramming.

The 5701/6701 will handle the data flow section of most computers since it is expandable to handle any word length in increments of 4 bits without significant speed degradation (look-ahead outputs are available). The 16 on-chip general purpose accumulators implement the type of C.P.U. usually found only in high performance top of the line 16-bit minicomputers or 24 or 32-bit computers. It can be thought of as a general purpose 4-bit register and arithmetic logic unit with a separate A operand, B operand, data-in, and data-out ports. Additional accumulators or registers if required can be added with off chip packages tied to the data in pins.

### B) TTL EQUIVALENT

The 5701/6701 is similar in function to the 25 TTL MSI packages listed below. It saves 375 I/O pins, 5.6 watts and 30 square inches of board area.

TABLE 1

Function	TTL #	#14 Pin or #16 Pin Pkgs.	#24 Pin Pkgs.	Advertised Gate Complexity (Each Pkg.)	Gate Complexity Total	Typical Power Each (Watts)	Total Power (Watts)
32 x 9 & 8 x 8 ROMs	7488	3		70	210	.50	1.50
16 x 4 Multiport RAM	74172		4	110*	440	.56	2.24
Arithmetic Logic Unit	74181		1	75	75	.55	.55
Storage Latches	7475	2		28	56	.16	.32
J-K Flip Flop (Q Reg)	74107	2		22	44	.10	.20
4 to 1 MUX	74153	6		16	96	.20	1.20
O/I True Complement	74H87	2		18	36	.27	.54
Dual 4 Bit Select	74157	2		15	30	.15	.30
Quad 2 to 1 MUX with 3 State Outputs	74S257	2		15	30	.30	.60
3 State Buffer	DM8094	1		5	5	.18	.18
Totals		20	5		1022		6.63

\*The 74172 is advertised at 201 gate complexity but we are using only 2 of the 3 address capability, hence we have counted it as 110 gates.

### C) PROCESS AND PACKAGING

The 5701/6701 is manufactured by an advanced Schottky bipolar single layer metal process. The chip requires only 5 volts and ground and all inputs and outputs are totally TTL compatible. The chip is packaged in a standard 40-pin dual in-line ceramic package.

### D) POWER

The chip is designed to dissipate maximum power at low temperature. The power is minimum at high temperature. This feature permits full military range parts and easier power supply design.

### E) PERFORMANCE

A single 5701/6701 can execute one instruction every 175ns (230ns for the 5701). The instructions are more complex than normal micro-instructions permitting multiple operations in one cycle without timing problems.

## II. OPERATION — See Figure 1 — Expandable 4-Bit Slice

### A) BLOCK DIAGRAM

A detailed block diagram of the chip is shown in Figure 1. Note the legend used in the upper left hand corner for package inputs and outputs. The logic and control ones are shown as they are implemented on the chip even though fewer control inputs might be required by discrete logic devices. The dual 4-bit selects, at the input to the arithmetic logic unit, for example, have two "S" input control lines rather than the 74157 TTL equivalent which has one control line for letting through the left four bits or the right four bits on the output 4 bits.

## B) ROM (LOWER LEFT CORNER)

Two on chip ROMs (352 bits total) are used to translate the eight (8) instruction lines  $I_0$  to  $I_7$  into 17 on chip control lines (labeled  $S_1$  through  $S_{17}$ ) which open and close data paths required to execute an instruction.

## C) MULTIPOINT RAM (UPPER LEFT CORNER)

A 16 word by 4 bit multiple port memory is used to fetch two operands at the same time. The RAM is double decoded (4 A address pins and 4B address pins and has one set of 64 storage cells). We could, for example, read from 0101 on the A address (file #5) and read from 0001 on the B address (file #1) at the same time. The B side of the RAM can be read out or written into independent of the address on the A side. The A side can only be read. The RAM must be loaded via the B side. The RAM, if it is enabled, is loaded when the clock is low. The duration of time the clock is low, is the write enable pulse width required to switch the RAM. If the clock is held high, operations can be performed and the results examined, but no results are stored.

## D) LATCHES (CENTER LEFT)

The latches on the RAM outputs are the zero delay type (like 7475) which let the data into the latches appear on the latch outputs until the clock goes low and then hold the data. The latches permit parallel accessing of the RAM and ROM without two delays (one for the ROM and one for the RAM), since the access time of the ROM is masked by the delay through the RAM. The latches eliminate race conditions when the RAM data is fetched and updated in one cycle.

## E) ARITHMETIC LOGIC UNIT (LOWER CENTER)

Input multiplexers into the arithmetic logic unit (A.L.U.) under ROM control permit the entry of data in or the A channel of the RAM into the A port of the ALU, and the B channel of the RAM or the Q register into the B port of the ALU.

The ALU is of the conventional type except 0/1 true complement elements have been put in the input ports permitting the realization of a totally symmetrical ALU (i.e., A minus B or B minus A). Overflow detection and two zero detect pin (one for positive and one for negative logic) are also included.

## F) OUTPUT MULTIPLEXERS (LOWER RIGHT HAND CORNER)

The 3 to 1 output multiplexers under ROM control let through the ALU output, the A latch output, the B latch output on the data out pins. The output multiplexers are three-state outputs controlled by the three-state output control pin. The three-state outputs permit processing to be performed in the 5701/6701 without tying up the data out bus and allow one bus system to tie 5701/6701 data in pins to data out pins. The outputs are enabled when the three-state enable pin is low.


## G) SHIFT MULTIPLEXERS (UPPER LEFT AND UPPER RIGHT)

The four 3 to 1 mux's on top of the Q register permit the ALU output bus F to be loaded into the Q register. The Q register can also be shifted on itself one place left or right. The four 3 to 1 multiplexers above the RAM permit a transfer or 1 bit left or right shift of the F bus before storage in the RAM. Both the RAM shifter and the Q shifter employ bi-directional shift in/shift out pins to permit expansion to more than 4 bits.

## H) Q REGISTER (UPPER RIGHT)

The Q register can function as an accumulator extension register. It would normally be used to hold the least significant half of the double length product of a multiplication or as a storage register to catch the bits shifted off the beginning or end of a word during left or right shifting. In this mode of operation, the shift out pin of the least significant bit of the RAM shifter would be tied to the shift in pin of the most significant bit of the Q register. The Q register can be shifted on itself or be loaded from the ALU bus. The Q shift control pins are in common with RAM shift controls permitting simultaneous RAM and Q shifting. It can also be used as a program counter or scratchpad.

The Q register is a master slave flip-flop. Data is loaded into the master while the clock is low (assuming it is enabled by the ROM) and transferred from the master to the slave when the clock goes high. The Q register is not an edge-triggered latch. Whatever data is present before the clock goes high (assuming the setup time is obeyed) will be loaded into Q. If the clock is held high operations can be performed but no results are stored.



### III. PACKAGE PINS

Figure 2 shows a listing of the 40 pin I/O. The 5701/6701 uses a standard 40 lead ceramic dip approximately 2.00 inches long and 0.60 inch wide. See Figure 3 for the package details. NOTE THAT V<sub>CC</sub> AND GROUND ARE NOT ON THE CONVENTIONAL END PINS. This was necessary because the package current would produce too high a voltage drop in the package lead resistance out to the end pins to meet the V<sub>OL</sub> requirements.

### PIN CONFIGURATION




Figure 2.

### PACKAGE OUTLINE




Figure 3.

### 40 Pin Ceramic (Side Braze)

Θ<sub>JA</sub> (thermal resistance from junction to ambient soldered to a printed circuit board in still air) ≈ 35° C/watt

Θ<sub>JC</sub> (thermal resistance from junction to case with freon as a heat sink) ≈ 20° C/watt

The circuit in Figure 4 below puts the device in an instruction where the state of all outputs is known. Any other set of levels on the inputs may result in undefined output states and possible damage to the device under burn-in conditions. The other instructions involve the use of internal register whose initial conditions, after power-up, are undefined. The burn-in circuit shown comes closest to the usual reverse burn-in circuits of logic devices. The unit is in the force LLLL mode with the shift I/O pins disabled, the data outputs disabled, and with a single accumulator always selected.

### BURN-IN CIRCUIT




Figure 4.

## ELECTRICAL PARAMETERS

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{CC}$ .....	-0.5 to 7.0 V
Input Voltage .....	-1.0 to 5.5 V
Output Current .....	100 mA
Input Current .....	-20 to 5 mA
Storage Temperature .....	-65 to +150 °C

Stresses above or extended time at Absolute Maximum Ratings may cause permanent damage or affect device reliability.

**D.C. CHARACTERISTICS** — Unless otherwise indicated, all limits for the 6701 are guaranteed for  $5\text{ V} \pm 5\%$  in a free air temperature of 0 to 75°C; all limits for the 5701 are guaranteed for  $5\text{ V} \pm 10\%$  in a free air temperature of -55° to 125°C.

PARAMETER	DEVICE PINS	CONDITIONS	5701			6701			UNITS
			MIN.	TYP. <sup>1</sup>	MAX.	MIN.	TYP. <sup>1</sup>	MAX.	
$I_F$ Input Load Current	Any A, B, or I	$V_{CC} = \text{Max}, V_F = .45\text{ V}$			-250			-250	$\mu\text{A}$
	Clock or 3 State Control	$V_{CC} = \text{Max}, V_F = .45\text{ V}$			-250			-250	$\mu\text{A}$
	Shift I/O & Data In	$V_{CC} = \text{Max}, V_F = .45\text{ V}$			-0.80			-0.80	mA
	CN	$V_{CC} = \text{Max}, V_F = .45\text{ V}$			-4.80			-4.80	mA
$I_R$ Input Leakage Current	Any A, B, or I	$V_{CC} = \text{Max}, V_R = 2.40\text{ V}$			40			25	$\mu\text{A}$
	Clock or 3 State Control	$V_{CC} = \text{Max}, V_R = 2.40\text{ V}$			40			25	$\mu\text{A}$
	Shift I/O	Used as an Input			100			100	$\mu\text{A}$
	Data Inputs	Used as an Input			20			20	$\mu\text{A}$
	CN	Used as an Input			120			120	$\mu\text{A}$
$I_{RB}$ Input Leakage Current	Any A, B, or I	$V_{CC} = \text{Max}, V_{RB} = 5.50\text{ V}$			1.0			1.0	mA
	Clock or 3 State Control	$V_{CC} = \text{Max}, V_{RB} = 5.50\text{ V}$			1.0			1.0	mA
	Shift I/O	$V_{CC} = \text{Max}, V_{RB} = 5.50\text{ V}$			1.0			1.0	mA
	Data Input	$V_{CC} = \text{Max}, V_{RB} = 5.50\text{ V}$			1.0			1.0	mA
	CN	$V_{CC} = \text{Max}, V_{RB} = 5.50\text{ V}$			1.0			1.0	mA
$V_{OL}$ Low Level Output Voltage	Data Outputs, $\bar{G}$ , $C_{N+4}$ , F = All High, F = All Low, $\bar{P}$ , Overflow	$V_{CC} = \text{Min}, I_{OL} = 16\text{ mA}$		0.35	0.50		0.35	0.50	V
	Shift I/O	$V_{CC} = \text{Min}, I_{OL} = 10\text{ mA}$		0.35	0.50		0.35	0.50	V
	Shift I/O	$V_{CC} = \text{Min}, I_{OL} = 3.2\text{ mA}$ Used as an Output		0.35	0.50		0.35	0.50	V
$I_{CC}$ Power Supply Current	$V_{CC}, \text{Grd}$	All inputs ground (worst case), All Outputs Open, Shift I/O Open Temp = Max		215	250		215	250	mA
		All inputs ground (worst case), All Outputs Open, Shift I/O Open Temp = Min		230	280		230	280	mA
$V_{IL}$ Low Level Input Voltage	All Inputs and Shift I/O	$V_{CC} = 5.00\text{ V}$			0.80			0.80	V
$V_{IH}$ High Level Input Voltage	All Inputs and Shift I/O	$V_{CC} = 5.00\text{ V}$	2.0			2.0			V
$V_{IC}$ Input Clamp Voltage	All Inputs and Shift I/O	$V_{CC} = \text{Min}, I_{IC} = -5.0\text{ mA}$		-1.0	-1.5		-1.0	-1.5	V
$I_{CEX}$ Output Leakage Current	All Outputs and Shift I/O	$V_{CC} = \text{Max}, V_{CEX} = 2.40\text{ V}$ , High Stored or Disabled			100			100	$\mu\text{A}$
		$V_{CC} = \text{Max}, V_{CEX} = 0.45\text{ V}$ Disabled			-100			-100	$\mu\text{A}$
$I_{CEXB}$ Output Leakage Current	All Outputs and Shift I/O	$V_{CC} = \text{Max} = V_{CEXB}$ High Stored or Disabled			1			1	mA
$I_{SC}$ Output Short Circuit Current	DO1, DO2, DO3, DO4, $\bar{G}$ , $\bar{P}$ , OVFL	$V_{OUT} = 0\text{ V}, V_{CC} = 5\text{ V}$ Only one Output at a time should be Shorted	5	15	90	5	15	90	mA
$V_{OH}$ Output Voltage "High"	DO1, DO2, DO3, DO4, $\bar{G}$ , $C_{N+4}$	$I_O = -3.2\text{ mA}, V_{CC} = \text{Min}$ High Stored	2.4	3.5		2.4	3.5		V
	Shift I/O, $\bar{P}$ , OVFL	$I_O = -500\ \mu\text{A}, V_{CC} = \text{Min}$ High Stored	2.4	3.5		2.4	3.5		V
$C_I$ Input Capacitance	All Inputs	$V_{CC} = 5.0\text{ V}, V_I = 2.0\text{ V}, 25^\circ\text{C}, 1\text{ MHz}$		8			8		pF
$C_O$ Output Capacitance	All Outputs	$V_{CC} = 5.0\text{ V}, V_O = 2.0\text{ V}, 25^\circ\text{C}, 1\text{ MHz}$		8			8		pF

1. Typical values are measured at 5.0 V and 25°C.

### A.C. CHARACTERISTICS\*

PARAMETER	SYMBOL/CONDITIONS	TIME IN NANoseconds					
		5 V ± 10% -55° TO 125°C 5701			5 V ± 5% 0° TO 75°C 6701		
		MIN.	TYP. <sup>1</sup>	MAX.	MIN.	TYP. <sup>1</sup>	MAX.
Delay from RAM Address (A <sub>N</sub> or B <sub>N</sub> ) to	Figure 5A Clock High						
$\bar{G}$			85	130		85	100
$\bar{P}$			85	130		85	100
C <sub>N+4</sub>			95	140		95	110
Zero Detect			120	170		120	140
Overflow			100	155		100	125
RAM Shifter Outputs			110	165		110	135
Data Outputs (bypass ALU)	T <sub>C1</sub>	20	85	130	20	85	100
Data Outputs (through ALU)	T <sub>AA</sub>	40	110	170	40	110	140
Delay from Instruction Input (I <sub>N</sub> ) to	Figure 5A						
$\bar{G}$			55	95		55	75
$\bar{P}$			55	95		55	75
C <sub>N+4</sub>			60	100		60	80
Zero Detect			80	120		80	105
Overflow			75	100		75	95
RAM Shifter Outputs			75	125		75	95
Q Shifter Outputs			25	60		25	40
Data Outputs	T <sub>ID</sub>	30	85	120	15	85	100
Delay from Data Inputs (D <sub>IN</sub> ) to	Figure 5A						
$\bar{G}$			25	60		25	40
$\bar{P}$			25	60		25	40
C <sub>N+4</sub>			25	65		25	45
Zero Detect			20	95		20	75
Overflow			40	75		40	55
RAM Shifter Outputs			50	90		50	70
Data Outputs	T <sub>DD</sub>	20	50	95	10	50	75
Delay from Carry In (C <sub>N</sub> ) to	Figure 5A						
C <sub>N+4</sub>			15	30		15	25
Zero Detect			30	45		30	40
Overflow			25	40		25	35
RAM Shifter Outputs			25	40		25	35
Data Outputs		5	30	45	5	30	40
Delay from Clock (low to high) to	A <sub>N</sub> , B <sub>N</sub> , I <sub>N</sub> , D <sub>IN</sub> constant						
$\bar{G}$				145		95	115
$\bar{P}$				145		95	115
C <sub>N+4</sub>				115		105	125
Zero Detect				170		120	140
Overflow				165		115	135
RAM Shifter Outputs				165		110	135
Q Shifter Outputs				60		30	40
Data Outputs (bypass ALU)	T <sub>C2</sub>	20	60	145	20	95	115
Data Outputs (through ALU)				170	30	115	140
Delay from 3 State Control to	All Inputs constant						
Low Data Outputs	T <sub>EA</sub>	10	20	30	10	20	25
High Impedance Outputs	T <sub>ER</sub>	5	14	25	5	15	20

\*The maximum of all possible input and output conditions is specified with outputs sinking maximum current through a resistor to V<sub>CC</sub> and driving a 30 pF load (15 pF on Shift I/O) to ground.

<sup>1</sup> Typical values are measured at 5.0 V and 25°C.



A.C. CHARACTERISTICS\* - Cont'd.


PARAMETER	SYMBOL/CONDITIONS	TIME IN NANOSECONDS				
		5 V ± 10% -55° TO 125°C 5701			5 V ± 5% 0° TO 75°C 6701	
		MIN.	TYP. <sup>1</sup>	MAX.	MIN.	TYP. <sup>1</sup>
Setup Time Before the High to Low Transition of Clock	Figure 5B					
A <sub>N</sub>	T <sub>AS</sub>	115	60		85	60
B <sub>N</sub>	T <sub>BS1</sub>	120	60		90	60
I <sub>0</sub> , I <sub>1</sub> , I <sub>2</sub>	T <sub>IS1</sub>	30	5		15	5
Setup Time Before the Low to High Transition of Clock	Figure 5B					
A <sub>N</sub> , B <sub>N</sub>	T <sub>BS2</sub>	240	130		185	130
C <sub>N</sub>	T <sub>CNS</sub>	95	45		70	45
I <sub>3</sub> , I <sub>4</sub> , I <sub>5</sub> , I <sub>6</sub> , I <sub>7</sub>	T <sub>IS2</sub>	150	90		120	90
Data Inputs (D <sub>IN</sub> )	T <sub>DS</sub>	95	50		70	50
RAM Shifter Inputs	T <sub>RS</sub>	60	30		45	30
Q Shifter Inputs	T <sub>QS</sub>	45	15		30	15
Hold Time After the Low to High Transition of Clock	Figure 5B					
A <sub>N</sub>	T <sub>AH</sub>	-T <sub>CW</sub> - 10	-T <sub>CW</sub> - 25		-T <sub>CW</sub> - 15	-T <sub>CW</sub> - 10
B <sub>N</sub>	T <sub>BH</sub>	-10	-20		-10	-20
I <sub>0</sub> , I <sub>1</sub> , I <sub>2</sub>	T <sub>IH1</sub>	-20	-40		-20	-40
I <sub>3</sub> , I <sub>4</sub> , I <sub>5</sub> , I <sub>6</sub> , I <sub>7</sub>	T <sub>IH2</sub>	-30	-60		-30	-60
C <sub>N</sub>	T <sub>CNH</sub>	-20	-40		-20	-40
Data Inputs (D <sub>IN</sub> )	T <sub>DH</sub>	-25	-50		-25	-50
RAM Shifter Inputs	T <sub>RH</sub>	-25	-50		-25	-50
Q Shifter Inputs	T <sub>QH</sub>	-15	-30		-15	-30
System Parameters	Figure 5B					
Clock Pulse Width (Low Time)	T <sub>CW</sub>	80	25		50	25
Minimum Microinstruction Cycle Time	T <sub>CYCLE</sub> = T <sub>BS2</sub> + T <sub>BH</sub>	230	110	∞	175	110

\*The maximum of all possible input and output conditions is specified with outputs sinking maximum current through a resistor to V<sub>CC</sub> driving a 30 pF load (15 pF on Shift I/O) to ground.

<sup>1</sup> Typical values are measured at V<sub>CC</sub> = 5.0 V and 25°C.

TIMING DIAGRAMS

Figure 5A - Delays



LEGEND: Shaded areas indicate don't care conditions or permitted timing tolerances.

TIMING DIAGRAMS – Cont'd.




Figure 5B – Set-up and Hold Times




Figure 5C – Sample Minimum Cycle Time for 6701

## INSTRUCTIONS LOCATED IN THE ON CHIP ROMS

### SYMBOL DEFINITIONS

- $A_I$  = Any of the 16 four bit registers in the multiport RAM ( $I = 0$  to 15)  
 $B_J$  = " " " " ( $J = 0$  to 15)  
 $A_I + B_J$  =  $A_I$  plus  $B_J$  (arithmetic addition)  
 $A_I \nabla B_J$  =  $A_I$  exclusive OR'ed with  $B_J$   
 $A_I \vee B_J$  =  $A_I$  or  $B_J$  (logic inclusive or)  
 $A_I \wedge B_J$  =  $A_I$  and  $B_J$  (logic and)  
 $\overline{A_I}$  = The complement of  $A_I$   
 $A_I \rightarrow Q$  = Transfer  $A_I$  to Q,  $A_I$  saved, Old Q is lost  
 $A_I \rightarrow \text{OUT}$  = Transfer  $A_I$  to the output pins,  $A_I$  is saved  
 $\overleftarrow{A_I}$  =  $A_I$  shifted right one bit  
 $\overrightarrow{A_I}$  =  $A_I$  shifted left one bit  
 $B_J - A_I$  =  $B_J$  minus  $A_I = B_J + \overline{A_I} + C_N = B_J + 2$ 's compl. of  $A_I$

### POSITIVE (ACTIVE HIGH) VS. NEGATIVE (ACTIVE LOW) LOGIC

The Microcontroller will work with either positive or negative logic. Positive logic defines a TTL High Level ( $\approx 3V$ ) to be a "1" and a Low TTL Level ( $\approx \text{GRD}$ ) to be a "0". Negative logic defines a TTL High to be a "0" and a TTL Low to be a "1". Consider a classical "AND" function in TTL Logic

OUTPUT	INPUTS	
	B	A
L	L	L
L	L	H
L	H	L
H	H	H

in positive logic this becomes

OUTPUT	INPUTS	
	B	A
0	0	0
0	0	1
0	1	0
1	1	1

In negative logic the "AND" becomes an "OR" function since:

OUTPUT	INPUTS	
	B	A
1	1	1
1	1	0
1	0	1
0	0	0

Thus an "AND" in positive logic is an "OR" in negative logic. Similar reasoning yields the following transformations.

#### POSITIVE LOGIC

AND  
 OR  
 EXCLUSIVE OR  
 EXCLUSIVE NOR  
 TRANSFER  
 DECREMENT  
 INCREMENT  
 TRANSFER

#### NEGATIVE LOGIC

OR  
 AND  
 EXCLUSIVE NOR  
 EXCLUSIVE OR  
 DECREMENT  
 TRANSFER  
 TRANSFER  
 INCREMENT

### CARRY IN ( $C_N$ )

The carry in pin is high when a carry is desired in positive logic, and a low when a carry is desired in negative logic.

### TWO ROMS

All of the instructions in the  $32 \times 9$  ROM can be modified in 8 different ways by the  $8 \times 8$  ROM. Any instruction for example can be shifted left or right with the data out pins showing A, B, or F and the shifted result stored in the RAM or Q Register or both. If the clock is gated OFF by external logic it will be impossible to load the RAM or Q Register, and the controlled use of  $C_N$  in many instructions further raises the instruction count.


## INSTRUCTIONS IN THE 32 x 9 ROM – POSITIVE LQIC (1 = H ≈ 3 V) INTERPRETATION

ROM WORD							ALU Instruction (See Pg. 10 for Symbology)	ALU OUTPUT		TYPICAL USES
I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	Decimal	Octal		No Carry In (C <sub>N</sub> = L)	With Carry In (C <sub>N</sub> = H)	
L	L	L	L	L	0	00	LLLL + HHHH + C <sub>N</sub>	Force 1111	Force 0000	Initialization (Force 1's or 0's)
L	L	L	L	H	1	01	AND A <sub>1</sub> & B <sub>j</sub>	A <sub>1</sub> ∧ B <sub>j</sub>	A <sub>1</sub> ∧ B <sub>j</sub>	AND A <sub>1</sub> & B <sub>j</sub>
L	L	L	H	L	2	02	AND D <sub>1</sub> & B <sub>j</sub>	D <sub>1</sub> ∧ B <sub>j</sub>	D <sub>1</sub> ∧ B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
L	L	L	H	H	3	03	OR A <sub>1</sub> & B <sub>j</sub>	A <sub>1</sub> ∨ B <sub>j</sub>	A <sub>1</sub> ∨ B <sub>j</sub>	OR A <sub>1</sub> & B <sub>j</sub>
L	L	H	L	L	4	04	OR D <sub>1</sub> & B <sub>j</sub>	D <sub>1</sub> ∨ B <sub>j</sub>	D <sub>1</sub> ∨ B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
L	L	H	L	H	5	05	Exclusive OR A <sub>1</sub> & B <sub>j</sub>	A <sub>1</sub> ⊕ B <sub>j</sub>	A <sub>1</sub> ⊕ B <sub>j</sub>	Exclusive Or A <sub>1</sub> & B <sub>j</sub>
L	L	H	H	L	6	06	Exclusive OR D <sub>1</sub> & B <sub>j</sub>	D <sub>1</sub> ⊕ B <sub>j</sub>	D <sub>1</sub> ⊕ B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
L	L	H	H	H	7	07	$\overline{A_1}$ + HHHH + C <sub>N</sub>	$\overline{A_1}$ + 1111	$\overline{A_1}$	Invert A <sub>1</sub>
L	H	L	L	L	8	10	$\overline{D_1}$ + HHHH + C <sub>N</sub>	$\overline{D_1}$ + 1111	$\overline{D_1}$	" D <sub>1</sub>
L	H	L	L	H	9	11	$\overline{B_j}$ + HHHH + C <sub>N</sub>	$\overline{B_j}$ + 1111	$\overline{B_j}$	" B <sub>j</sub>
L	H	L	H	L	10	12	$\overline{Q}$ + HHHH + C <sub>N</sub>	$\overline{Q}$ + 1111	$\overline{Q}$	" Q
L	H	L	H	H	11	13	$\overline{A_1}$ + LLLL + C <sub>N</sub>	$\overline{A_1}$	$\overline{A_1}$ + 0001	2's Complement Of A <sub>1</sub>
L	H	H	L	L	12	14	$\overline{D_1}$ + LLLL + C <sub>N</sub>	$\overline{D_1}$	$\overline{D_1}$ + 0001	" D <sub>1</sub>
L	H	H	L	H	13	15	$\overline{B_j}$ + LLLL + C <sub>N</sub>	$\overline{B_j}$	$\overline{B_j}$ + 0001	" B <sub>j</sub>
L	H	H	H	L	14	16	$\overline{Q}$ + LLLL + C <sub>N</sub>	$\overline{Q}$	$\overline{Q}$ + 0001	" Q
L	H	H	H	H	15	17	A <sub>1</sub> + LLLL + C <sub>N</sub>	A <sub>1</sub>	A <sub>1</sub> + 0001	Transfer Or Increment A <sub>1</sub>
H	L	L	L	L	16	20	D <sub>1</sub> + LLLL + C <sub>N</sub>	D <sub>1</sub>	D <sub>1</sub> + 0001	" D <sub>1</sub>
H	L	L	L	H	17	21	B <sub>j</sub> + LLLL + C <sub>N</sub>	B <sub>j</sub>	B <sub>j</sub> + 0001	" B <sub>j</sub>
H	L	L	H	L	18	22	Q + LLLL + C <sub>N</sub>	Q	Q + 0001	" Q
H	L	L	H	H	19	23	A <sub>1</sub> + HHHH + C <sub>N</sub>	A <sub>1</sub> + 1111	A <sub>1</sub>	Decrement Or Transfer A <sub>1</sub>
H	L	H	L	L	20	24	D <sub>1</sub> + HHHH + C <sub>N</sub>	D <sub>1</sub> + 1111	D <sub>1</sub>	" D <sub>1</sub>
H	L	H	L	H	21	25	B <sub>j</sub> + HHHH + C <sub>N</sub>	B <sub>j</sub> + 1111	B <sub>j</sub>	" B <sub>j</sub>
H	L	H	H	L	22	26	Q + HHHH + C <sub>N</sub>	Q + 1111	Q	" Q
H	L	H	H	H	23	27	A <sub>1</sub> + B <sub>j</sub> + C <sub>N</sub>	A <sub>1</sub> + B <sub>j</sub>	A <sub>1</sub> + B <sub>j</sub> + 0001	Add A <sub>1</sub> & B <sub>j</sub>
H	H	L	L	L	24	30	D <sub>1</sub> + B <sub>j</sub> + C <sub>N</sub>	D <sub>1</sub> + B <sub>j</sub>	D <sub>1</sub> + B <sub>j</sub> + 0001	" D <sub>1</sub> & B <sub>j</sub>
H	H	L	L	H	25	31	A <sub>1</sub> + Q + C <sub>N</sub>	A <sub>1</sub> + Q	A <sub>1</sub> + Q + 0001	" A <sub>1</sub> & Q
H	H	L	H	L	26	32	D <sub>1</sub> + Q + C <sub>N</sub>	D <sub>1</sub> + Q	D <sub>1</sub> + Q + 0001	" D <sub>1</sub> & Q
H	H	L	H	H	27	33	A <sub>1</sub> + $\overline{B_j}$ + C <sub>N</sub>	A <sub>1</sub> - B <sub>j</sub> - 0001	A <sub>1</sub> - B <sub>j</sub>	Subtract A <sub>1</sub> & B <sub>j</sub>
H	H	H	L	L	28	34	B <sub>j</sub> + $\overline{A_1}$ + C <sub>N</sub>	B <sub>j</sub> - A <sub>1</sub> - 0001	B <sub>j</sub> - A <sub>1</sub>	" B <sub>j</sub> & A <sub>1</sub>
H	H	H	L	H	29	35	D <sub>1</sub> + $\overline{B_j}$ + C <sub>N</sub>	D <sub>1</sub> - B <sub>j</sub> - 0001	D <sub>1</sub> - B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
H	H	H	H	L	30	36	B <sub>j</sub> + $\overline{D_1}$ + C <sub>N</sub>	B <sub>j</sub> - D <sub>1</sub> - 0001	B <sub>j</sub> - D <sub>1</sub>	" B <sub>j</sub> & D <sub>1</sub>
H	H	H	H	H	31	37	D <sub>1</sub> + $\overline{Q}$ + C <sub>N</sub>	D <sub>1</sub> - Q - 0001	D <sub>1</sub> - Q	" D <sub>1</sub> & Q

## INSTRUCTION MODIFIERS IN THE 8 x 8 ROM – POSITIVE LOGIC (1 = H ≈ 3 V) INTERPRETATION

Rom Word			Decimal	Load Control		Shift Control			Data Out Control		
I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>		Load Ram B <sub>j</sub>	Load Q	Shift Left	Shift Right	Don't Shift	A Latch	B Latch	ALU Output F
L	L	L	0	X				X			X
L	L	H	1	X				X	X		
L	H	L	2	X				X		X	
L	H	H	3	X		X					X
H	L	L	4	X			X				X
H	L	H	5	X	X	X					X
H	H	L	6	X	X		X				X
H	H	H	7		X			X			X

### PIN CONFIGURATION



## INSTRUCTIONS IN THE 32 x 9 ROM – NEGATIVE LOGIC (1 = L ≈ 0 V) INTERPRETATION

ROM WORD							ALU Instruction (See Pg.10 for Symbology)	ALU OUTPUT		TYPICAL USES
I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	Decimal	Octal		No Carry In (C <sub>N</sub> = H)	With Carry In (C <sub>N</sub> = L)	
L	L	L	L	L	31	37	LLLL + HHHH + C <sub>N</sub>	Force 1111	Force 0000	Initialization (Force 1's or 0's)
L	L	L	L	H	30	36	OR A <sub>1</sub> & B <sub>j</sub>	A <sub>1</sub> V B <sub>j</sub>	A <sub>1</sub> V B <sub>j</sub>	OR A <sub>1</sub> & B <sub>j</sub>
L	L	L	H	L	29	35	OR D <sub>1</sub> & B <sub>j</sub>	D <sub>1</sub> V B <sub>j</sub>	D <sub>1</sub> V B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
L	L	L	H	H	28	34	AND A <sub>1</sub> & B <sub>j</sub>	A <sub>1</sub> Λ B <sub>j</sub>	A <sub>1</sub> Λ B <sub>j</sub>	AND A <sub>1</sub> & B <sub>j</sub>
L	L	H	L	L	27	33	AND D <sub>1</sub> & B <sub>j</sub>	D <sub>1</sub> Λ B <sub>j</sub>	D <sub>1</sub> Λ B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
L	L	H	L	H	26	32	Exclusive NOR A <sub>1</sub> & B <sub>j</sub>	A <sub>1</sub> ⊘ B <sub>j</sub>	A <sub>1</sub> ⊘ B <sub>j</sub>	Exclusive Nor A <sub>1</sub> & B <sub>j</sub>
L	L	H	H	L	25	31	Exclusive NOR D <sub>1</sub> & B <sub>j</sub>	D <sub>1</sub> ⊘ B <sub>j</sub>	D <sub>1</sub> ⊘ B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
L	L	H	H	H	24	30	A <sub>1</sub> + HHHH + C <sub>N</sub>	A <sub>1</sub>	A <sub>1</sub> + 0001	2's Complement Of A <sub>1</sub>
L	H	L	L	L	23	27	D <sub>1</sub> + HHHH + C <sub>N</sub>	D <sub>1</sub>	D <sub>1</sub> + 0001	" D <sub>1</sub>
L	H	L	L	H	22	26	B <sub>j</sub> + HHHH + C <sub>N</sub>	B <sub>j</sub>	B <sub>j</sub> + 0001	" B <sub>j</sub>
L	H	L	H	L	21	25	Q + HHHH + C <sub>N</sub>	Q	Q + 0001	" Q
L	H	L	H	H	20	24	A <sub>1</sub> + LLLL + C <sub>N</sub>	A <sub>1</sub> + 1111	A <sub>1</sub>	Invert A <sub>1</sub>
L	H	H	L	L	19	23	D <sub>1</sub> + LLLL + C <sub>N</sub>	D <sub>1</sub> + 1111	D <sub>1</sub>	" D <sub>1</sub>
L	H	H	L	H	18	22	B <sub>j</sub> + LLLL + C <sub>N</sub>	B <sub>j</sub> + 1111	B <sub>j</sub>	" B <sub>j</sub>
L	H	H	H	L	17	21	Q + LLLL + C <sub>N</sub>	Q + 1111	Q	" Q
L	H	H	H	H	16	20	A <sub>1</sub> + LLLL + C <sub>N</sub>	A <sub>1</sub> + 1111	A <sub>1</sub>	Decrement Or Transfer A <sub>1</sub>
H	L	L	L	L	15	17	D <sub>1</sub> + LLLL + C <sub>N</sub>	D <sub>1</sub> + 1111	D <sub>1</sub>	" D <sub>1</sub>
H	L	L	L	H	14	16	B <sub>j</sub> + LLLL + C <sub>N</sub>	B <sub>j</sub> + 1111	B <sub>j</sub>	" B <sub>j</sub>
H	L	L	H	L	13	15	Q + LLLL + C <sub>N</sub>	Q + 1111	Q	" Q
H	L	L	H	H	12	14	A <sub>1</sub> + HHHH + C <sub>N</sub>	A <sub>1</sub>	A <sub>1</sub> + 0001	Transfer Or Increment A <sub>1</sub>
H	L	H	L	L	11	13	D <sub>1</sub> + HHHH + C <sub>N</sub>	D <sub>1</sub>	D <sub>1</sub> + 0001	" D <sub>1</sub>
H	L	H	L	H	10	12	B <sub>j</sub> + HHHH + C <sub>N</sub>	B <sub>j</sub>	B <sub>j</sub> + 0001	" B <sub>j</sub>
H	L	H	H	L	9	11	Q + HHHH + C <sub>N</sub>	Q	Q + 0001	" Q
H	L	H	H	H	8	10	A <sub>1</sub> + B <sub>j</sub> + C <sub>N</sub>	A <sub>1</sub> + B <sub>j</sub>	A <sub>1</sub> + B <sub>j</sub> + 0001	Add A <sub>1</sub> & B <sub>j</sub>
H	H	L	L	L	7	07	D <sub>1</sub> + B <sub>j</sub> + C <sub>N</sub>	D <sub>1</sub> + B <sub>j</sub>	D <sub>1</sub> + B <sub>j</sub> + 0001	" D <sub>1</sub> & B <sub>j</sub>
H	H	L	L	H	6	06	A <sub>1</sub> + Q + C <sub>N</sub>	A <sub>1</sub> + Q	A <sub>1</sub> + Q + 0001	" A <sub>1</sub> & Q
H	H	L	H	L	5	05	D <sub>1</sub> + Q + C <sub>N</sub>	D <sub>1</sub> + Q	D <sub>1</sub> + Q + 0001	" D <sub>1</sub> & Q
H	H	L	H	H	4	04	A <sub>1</sub> + B <sub>j</sub> + C <sub>N</sub>	A <sub>1</sub> - B <sub>j</sub> - 0001	A <sub>1</sub> - B <sub>j</sub>	Subtract A <sub>1</sub> & B <sub>j</sub>
H	H	H	L	L	3	03	B <sub>j</sub> + A <sub>1</sub> + C <sub>N</sub>	B <sub>j</sub> - A <sub>1</sub> - 0001	B <sub>j</sub> - A <sub>1</sub>	" B <sub>j</sub> & A <sub>1</sub>
H	H	H	L	H	2	02	D <sub>1</sub> + B <sub>j</sub> + C <sub>N</sub>	D <sub>1</sub> - B <sub>j</sub> - 0001	D <sub>1</sub> - B <sub>j</sub>	" D <sub>1</sub> & B <sub>j</sub>
H	H	H	H	L	1	01	B <sub>j</sub> + D <sub>1</sub> + C <sub>N</sub>	B <sub>j</sub> - D <sub>1</sub> - 0001	B <sub>j</sub> - D <sub>1</sub>	" B <sub>j</sub> & D <sub>1</sub>
H	H	H	H	H	0	00	D <sub>1</sub> + Q + C <sub>N</sub>	D <sub>1</sub> - Q - 0001	D <sub>1</sub> - Q	" D <sub>1</sub> & Q

## INSTRUCTION MODIFIERS IN THE 8 x 8 ROM – NEGATIVE LOGIC (1 = L ≈ 0 V) INTERPRETATION

ROM Word				Load Control			Shift Control			Data Out Control		
I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Decimal	Load RAM with RAM Shifter Output	Load Q		Shift Left	Shift Right	Don't Shift	A Latch	B Latch	ALU Output F
					with Q Shifter Output	with ALU Output						
L	L	L	7	X					X			X
L	L	H	6	X					X	X		
L	H	L	5	X					X		X	
L	H	H	4	X			X					X
H	L	L	3	X				X				X
H	L	H	2	X	X		X					X
H	H	L	1	X	X			X				X
H	H	H	0			X			X			X

### PIN CONFIGURATION

A SOURCE	A1	1	40	CLOCK
ACCUMULATOR	A2	2	39	004
	A3	3	38	003
	A4	4	37	002
	A5	5	36	001
SHIFT (S0)	S0	6	35	STATE OUTPUT CONTROL
SHIFT (S1)	S1	7	34	OVERFLOW
SHIFT (S2)	S2	8	33	CARRY PROPAGATE
	N/C	9	32	F - ALL LOWS (OPEN COLLECTOR)
	VCC	10	31	F - ALL HIGHS (OPEN COLLECTOR)
	GROUND	11	30	GROUND
		12	29	C - CARRY GENERATE
INSTRUCTION MODIFIER	I1	13	28	P - CARRY PROPAGATE
	I2	14	27	D14
	I3	15	26	D13
	I4	16	25	D12
	I5	17	24	D11
	I6	18	23	CN (CARRY INPUT)
	I7	19	22	I13
	I8	20	21	I14

### APPLICATION TRICKS WITH SOME INSTRUCTIONS

- 1)  $A_i \wedge B_j$  or  $A_i \vee B_j$  can be used as a no operation if  $A_i = B_j$  and only the RAM is loaded since we are loading a register with itself.
- 2)  $A_i \nabla B_j$  can be used to load LLLL if  $A_i = B_j$  regardless of the state of  $C_N$ .
- 3)  $A_i + B_j + C_N$  gives  $A_i + A_i + C_N$  if  $A_i = B_j$ , forming twice "A" or twice (A + 1). If  $A_i + B_j + C_N$  is shifted left with  $A_i = B_j$ , we get a double left shift since adding a number to itself is a multiply by 2 which in binary is a shift left.
- 4) Q can be shifted and stored back in Q during any instruction involving HLH or HHL on  $I_2, I_1, I_0$  permitting simultaneous RAM and Q shifting. Operations involving 3 registers (A, B, and Q) are also possible since we can perform  $A + B \rightarrow Q$ .
- 5)  $B_j + LLLL + C_N \rightarrow B_j$   
 $B_j + HHHH + C_N \rightarrow B_j$  can be used as a NO OP if there is no carry
- 6)  $B_j + LLLL + C_N \rightarrow B_j, A_i \rightarrow OUT$  Permits use of one of the  $B_j$  for a program counter (P.C) while looking at one of the  $A_i$  which might be an accumulator on the output pins. If there is a carry,  $B_0 + 0001 \rightarrow B_0$  (Increment P.C)  
 $B_j + HHHH + C_N \rightarrow B_j, A_i \rightarrow OUT$   $A_i \rightarrow OUT$  (Old P.C  $\rightarrow$  OUT)

Might be used to increment the program counter while having the old value of the program counter addressing memory (via the data out pins) in one micro-controller cycle.

### CARRY GENERATE ( $\bar{G}$ ) AND CARRY PROPAGATE ( $\bar{P}$ )

#### A) THEORY

The  $\bar{G}$  and  $\bar{P}$  pins of the microcontroller are designed to be used with the TTL 54182/74182 look-ahead carry generator. The look-ahead techniques predict whether or not there will be a carry generated from the microcontroller and whether the input carry ( $C_N$ ) will be propagated through the microcontroller, based on the input operands rather than waiting for the carry to ripple through each internal stage of the microcontroller. The add times of larger word length machines are significantly faster with these techniques.

#### B) ACTIVE HIGH AND ACTIVE LOW LOGIC

$\bar{G}$  and  $\bar{P}$  are sometimes called X and Y in active HIGH (Positive) logic terminology since the generate and propagate terminology are pertinent only to active LOW (Negative) logic. The microcontroller and look-ahead carry generator will produce the correct results in both active HIGH and active LOW logic. Figure 6 shows how to hook-up the look-ahead carry generator (74182 or 74S182).




Figure 6

C) LOGIC EQUATION

In logic symbology where  $\cdot$  is a logic "AND" and  $+$  is a logic "OR" and where the subscript L means a low TTL logic level; P can be expressed as follows:

$$Y = P_L = (A'_{3H} + B'_{3H}) \cdot (A'_{2H} + B'_{2H}) \cdot (A'_{1H} + B'_{1H}) \cdot (A'_{0H} + B'_{0H})$$

This equation is interpreted to mean that propagate is a low level if  $A'_3$  or  $B'_3$  is high and  $A'_2$  or  $B'_2$  is high, and  $A'_1$  or  $B'_1$  is high, and  $A'_0$  or  $B'_0$  is high.  $A'_3, A'_2, A'_1, A'_0,$  and  $B'_3, B'_2, B'_1, B'_0$  refer to the four bit number applied at the input A' and B' of the microcontroller ALU.

In the same symbology:

$$X = G_L = (A'_{3H} \cdot B'_{3H}) + (A'_{3H} + B'_{3H}) \cdot (A'_{2H} \cdot B'_{2H}) + (A'_{3H} + B'_{3H}) \cdot (A'_{2H} + B'_{2H}) \cdot (A'_{1H} \cdot B'_{1H}) + (A'_{3H} + B'_{3H}) \cdot (A'_{2H} + B'_{2H}) \cdot (A'_{1H} + B'_{1H}) \cdot (A'_{0H} \cdot B'_{0H})$$

RIPPLE CARRY ( $C_{N+4}$ )

In systems not requiring the speed of look-ahead addition the 74S182 look-ahead carry generator can be eliminated and the ripple carry  $C_{N+4}$  can be used instead. Simply tie the ripple carry output  $C_{N+4}$  of the least significant 5701/6701 package to the carry input  $C_N$  of the more significant 5701/6701 package. Figure 7 shows some examples of ripple carry and combined ripple and look-ahead carry.

The ripple carry output will be a TTL high level when a carry out occurs in the active HIGH (Positive) logic convention. The ripple carry output will be a TTL low level when a carry out occurs in the active LOW (Negative) logic convention. The ripple carry is not gated off during logic operations since the conditions defining whether it should be off or on are not the same in positive and negative logic.




Figure 7

**WORST CASE MINIMUM CYCLE TIMES OVER THE V<sub>CC</sub> AND TEMPERATURE RANGE FOR CPU'S LARGER THAN 4 BITS**

CPU Word Length (# Bits)	Minimum Cycle with Ripple Carry (ns)	6701 Minimum Cycle* with Look Ahead		Minimum Cycle with Ripple Carry (ns)	5701 Minimum Cycle* with Look Ahead	
		# Look Ahead 74S182s	Cycle Time (ns)		# Look Ahead 74S182s	Cycle Time (ns)
4	175			230		
8	175			230		
		1	175		1	230
12	195			255		
		1	175		1	230
16	220			285		
		1	175		1	230
24	270			345		
		1	220		1	290
32	320			405		
		1	270		1	350
		2	205		2	275
		3	190		3	260
48	420			525		
		1	370		1	470
		2	305		2	395
		3	240		3	320
64	520			645		
		1	470		1	590
		2	405		2	515
		3	340		3	440
		4	275		4	365
		5	190	5	260	

\*The minimum look-ahead cycle times assume a 74S182 with a delay of 10ns maximum for 5 V ± 5%, 0° to 75°C or a 54S182 with a delay of 15ns maximum for 5 V ± 10%, -55° to 125°C.

**NOTE**

The worst case instruction from a cycle time consideration is an add, shift, and store instruction in one cycle. The cycle times above are based on this instruction.

**THEORY**

The delay from A<sub>i</sub> or B<sub>j</sub> to data output can be assumed to equal the delay from A<sub>i</sub> or B<sub>j</sub> to the data inputs of the on chip RAM. The increase in the delay from A<sub>i</sub> or B<sub>j</sub> to data out due to waiting for the carry in, over the case where the carry in is present early is a direct cycle time adder.

**SAMPLE CALCULATION OF THE CYCLE FOR A 32 BIT MACHINE AND THE REQUIRED CLOCK TIMING**

Calculate the minimum cycle time of the 6701 in a 32 bit configuration. Two 74S182's will be used to look ahead over the two 16 bit section with ripple carry between the two 16 bit sections (see the center drawing of Figure 7 page 14).

From page 7, the accumulator address to  $\bar{G}$  or  $\bar{P}$  delay is 100ns. It will then take another 10ns in the 74S182 to generate C<sub>N+X</sub>, C<sub>N+Y</sub>, and C<sub>N+Z</sub>. 25ns for the C<sub>N</sub> to C<sub>N+4</sub> delay between sections, and a further 10ns for the C<sub>N</sub> to C<sub>N+X</sub>, C<sub>N+Y</sub>, C<sub>N+Z</sub> delay of the second 74S182. The sum of the set up and hold times T<sub>CNS</sub> + T<sub>BH</sub> is 60ns to give a cycle time of 205ns. This delay is greater than the single 6701 cycle time and is the governing cycle time.





## APPLICATION INFORMATION (Cont'd)

### HARDWARE MULTIPLY AND DIVIDE

#### I. GENERAL DISCUSSION

The microcontroller's capability of adding and shifting or subtracting and shifting within one microinstruction cycle, and having the accumulator extension register Q on chip permits fast microprogrammed multiply and divide. Less than 20 cycles are required for a 16 bit multiply or divide.

Figure 8 shows how to connect the microcontroller for a 16 bit multiply/divide. The least significant bit of the RAM shifter is shifted into the most significant bit of Q.




Figure 8

#### II. HARDWARE MULTIPLY – EXAMPLE FOR A 16 BY 16 MULTIPLY

##### A. INITIAL CONDITIONS

Put the multiplier in Q, multiplicand on the RAM A output, and clear the RAM B output to zero.

##### B. FINAL CONDITIONS

The most significant 16 bit half of the 32 bit product will be in RAM B and the least significant 16 bit half in Q. The multiplicand in A is undisturbed.

##### C. THEORY

A 16 by 16 multiply in the microcontroller requires 16 reduction steps. Each reduction step consists of an add ( $A+B$ ), if the least significant bit or the multiplier emerging from Q is a one, or a transfer ( $0+B$ ) if the least significant bit of Q is a zero, and then a right shift of the result into B and Q.

##### D. TWO'S COMPLEMENT

Two's complement multiplication requires sign bit manipulation and an additional correction cycle for negative multipliers. The sign inserted into the most significant bit of B during the reduction cycles is the exclusive OR of overflow and the most significant bit of the ALU output. After 16 reduction cycles, an additional correction cycle is required if the multiplier was negative. The correction cycle consists of subtracting the multiplicand from the product without shifting.

#### III. HARDWARE DIVIDE

Example for a 16 bit divisor and 32 bit dividend giving a 16 bit quotient and 16 bit remainder.

##### A. INITIALIZATION

Put the divisor on the RAM A output, and the dividend's most significant half on the RAM B output and the least significant half in Q.

##### B. FINAL CONDITION

The 16 bit quotient is on the RAM B output and the 16 bit remainder is in Q. The divisor is in the RAM A output undisturbed.

##### C. THEORY

A non-restoring two's complement division requires 16 reduction steps for negative quotients. In non-restoring division, the divisor is successively subtracted from the dividend and the result shifted left until the remainder changes sign. At this point the divisor has been subtracted one too many times and is added back until the original sign is restored.

Negative quotients are generated in one's complement notation (the one's complement of a number is its inverse). The two correction cycles provide a remainder correction if required so that the remainder sign is the same as the original dividend and quotient correction from one's complement to two's complement form for negative quotients.

Each of the 16 reduction cycles consists of a subtract ( $B-A$ ) or an add ( $A+B$ ) operation plus a left shift of the result. The most significant bit of Q propagates into the least significant bit of B and the quotient bit is shifted into the least significant vacated position of Q. The case of zero remainder will not require quotient correction but may require sign correction of the remainder.

## APPLICATION INFORMATION (Cont'd)

### SIGN EXTENSION

A common operation in computers is the calculation of an effective address. In a 16 bit computer, for example, we may have program counter relative addressing, where the addition of an 8 bit displacement to a 16 bit program counter is the effective memory address. This 8 bit displacement is a signed displacement with a value between +127 and -128.

In using the 5701/6701 to calculate on effective address, the displacement will be brought into the unit with the data in pins, and added to the program counter which is stored in one of the internal registers. The problem arises when adding on 8 bit number to a 16 bit number in that the upper 8 bits of the displacement must be ignored and the sign of the 8 bit displacement (a 0 in bit 8 is a plus and a 1 is a minus) must be extended into bits 9 thru 16 to make a signed 8 bit number into a proper signed 16 bit number. For example the 8 bit displacement 01111111 is +127 and must be translated into the 16 bit number 0000000011111111 before adding it to the 16 bit program counter.

Several techniques can be used to extend the sign. Figure 9 shows dual 4 bit selects (74157) which are used to duplicate the sign bit (bit 8) into the upper 8 bits. The 74157's either let the normal upper 8 bits of the data in bus or the sign bit extended into the upper 8 bits of the 5701/6701's data in depending on whether the multiplier's select line is high or low. The instruction lines of the 5701/6701's required for 16 bits can be wired to common pins in the 4 packages with this approach. Bit 8 can be buffered if the loading of the 74157 would be a problem.

Another technique is shown in Figure 10, and is applicable only when ripple carry is employed. It requires that the two low order packages execute a data in plus register operation and that the 2 high order package execute a LLLL plus HHHH plus  $C_N$  instruction. If  $C_N$  is low and the 7451 is in the sign extend mode, then highs will be forced into the upper two packages. If  $C_N$  is a high and the 7451 is in the extend sign mode, then lows will be forced into the high order packages. When the sign is not to be extended the 7451 will pass the  $C_{N+4}$  ripple carry into  $C_N$ . This method requires that the lower two 5701/6701's execute a different instruction than the upper two 5701/6701's. This particular case will require changing the state of two of the 8 instruction lines which go into the upper two 5701/6701's, namely the  $I_6$  and  $I_7$  lines. Note that in the instruction on page 10, these instruction were purposely mapped so that few  $I_N$  lines must be changed to go from LLLL + HHHH +  $C_N$  to  $D_I + B_J + C_N$ .

A third alternative is to microprogram the sign extension with off chip ROMs by masking or forcing the upper 8 bits.




Figure 9




Figure 10

## MICROPROGRAMMED EMULATION

Figure 11 shows a 16 bit microprogrammed CPU built from 4 microcontrllers, a few ROMs and some TTL. This CPU performs about the same function as most 16 bit minicomputer's CPU which take 110 to 225 TTL MSI packages, and require one or two 15" x 15" printed circuit boards. The CPU of Figure 11 requires 18 packages and will fit on 5" x 7" board.

### HOW IT WORKS

The four microcontrollers form the data flow section of the CPU. The zero detect (F = LLLL and F = HHHH) pins of the 6701 are open collector and are tied together to detect zero on the 16 bit CPU. The 3 state output control and clock lines as well as the instruction and accumulator addresses are tied to the same pins in all 4 6701's. The data flow section has 16 bits of data in and 16 bits of data out on 2 independent busses.

A programmable ROM is used to detect the various conditions which cause branching (i.e., overflow, negative, zero, etc.) and this information is fed into the sequence control section of the CPU to alter the next state when necessary.

The instruction register of the computer is the address input to the target address ROM. It points to the starting address of a group of addresses in the 1K x 24 ROM which handles the function indicated by the operation code (op-code). The instruction register is assumed to have an instruction format comprised of an 8 bit op-code, a 4 bit operand #1 select and a four bit operand #2 select like the RR format of the IBM 360.

For example, an instruction register containing

	Op Code	File	File
might mean add file 3 to file 5 and store the result in file 5. The add assembly language instruction might point to decimal address 25 (00011001) in the target address ROM which would then output the starting address of the sequence in the emulation ROM for performing addition. A typical assembly language instruction might take 4 to 10 words in the 1K x 24 ROM.	00011001	0101	0011

The microinstruction cycle time of the 16 bit CPU shown will be in the 350ns range. Since the microcontroller executes several operations in one cycle this CPU will execute instructions faster than most 16 bit minicomputers if semiconductor RAM is used.

The sequence of operations is programmed into the 1K x 24 for each instruction. A typical sequence for a memory reference instruction is shown below:

1. Calculate the effective address and latch it into the memory address register.
2. Fetch the contents of the memory location and latch it into the instruction register. If the memory has a 160ns or less access time, this step will not cost a microcontroller cycle.
3. Execute the instruction which is now present in the instruction register. Each clock pulse will output the required instruction to the microcontroller. When the sequence is ended the 1K x 24 ROM will disable the dual 10 bit select multiplexer gate which has been forming its next address and allow the next op-code in via the starting address ROM.
4. Increment the program counter and fetch the next instruction. A typical memory reference instruction will take 3 microcycles which includes most addressing modes, except indirect addressing. A 160ns access time, or less access time memory is required for emulation in 3 microcycles.

### EMULATION

The advantage of the microprogrammed CPU described above is that it readily permits a machine designed with a new technology to be software compatible with an existing machine. The hardware technique is called emulation. Emulation protects the manufacturer's and customer's large investment in software.

The CPU configuration shown in Figure 11 can be used in many design applications where microprogrammed control might be thought of as too complicated, now that the package count has been reduced by the LSI microcontroller.

# APPLICATION INFORMATION (Cont'd)

## 16 BIT MICROPROGRAMMED CPU




Figure 11

sign/date	page
GB/780524	
repl	project

5  
PROM TABLES

INPUT ADDRESSES.						OUTPUT										DESCRIPTION	
DEC.	HEX	F	D	C	B	A	PSE		TSE			SPO		SPI	CARRY IN		
		GND	MDAT 21	MDAT 22	MDAT 23	PSWC	B	S	M	8	7	6	5	4	3	2	1
0	00	0	0	0	0	0	F	B	1	1	1	1	1	0	1	1	CPZ
1	01	0	0	0	0	1	F	B	1	1	1	1	1	0	1	1	CPZ
2	02	0	0	0	1	0	F	9	1	1	1	1	1	0	0	1	CCP
3	03	0	0	0	1	1	F	9	1	1	1	1	1	0	0	1	CCP
4	04	0	0	1	0	0	F	A	1	1	1	1	1	0	1	0	PZ
5	05	0	0	1	0	1	F	A	1	1	1	1	1	0	1	0	PZ
6	06	0	0	1	1	0	F	8	1	1	1	1	1	0	0	0	CP
7	07	0	0	1	1	1	F	8	1	1	1	1	1	0	0	0	CP
8	08	0	1	0	0	0	F	E	1	1	1	1	1	1	1	0	I/O
9	09	0	1	0	0	1	F	E	1	1	1	1	1	1	1	0	I/O
10	0A	0	1	0	1	0	F	8	1	1	1	1	1	0	0	0	PSW CP
11	0B	0	1	0	1	1	F	9	1	1	1	1	1	0	0	1	PSW CP
12	0C	0	1	1	0	0	F	F	1	1	1	1	1	1	1	1	
13	0D	0	1	1	0	1	F	F	1	1	1	1	1	1	1	1	
14	0E	0	1	1	1	0	D	F	1	1	0	1	1	1	1	1	TO FLAG
15	0F	0	1	1	1	1	D	F	1	1	0	1	1	1	1	1	TO FLAG
16	10	1	0	0	0	0	F	F	1	1	1	1	1	1	1	1	
17	11	1	0	0	0	1	F	F	1	1	1	1	1	1	1	1	
18	12	1	0	0	1	0	F	F	1	1	1	1	1	1	1	1	
19	13	1	0	0	1	1	F	F	1	1	1	1	1	1	1	1	
20	14	1	0	1	0	0	F	F	1	1	1	1	1	1	1	1	
21	15	1	0	1	0	1	F	F	1	1	1	1	1	1	1	1	
22	16	1	0	1	1	0	F	F	1	1	1	1	1	1	1	1	
23	17	1	0	1	1	1	F	F	1	1	1	1	1	1	1	1	
24	18	1	1	0	0	0	F	F	1	1	1	1	1	1	1	1	
25	19	1	1	0	0	1	F	F	1	1	1	1	1	1	1	1	
26	1A	1	1	0	1	0	F	F	1	1	1	1	1	1	1	1	
27	1B	1	1	0	1	1	F	F	1	1	1	1	1	1	1	1	
28	1C	1	1	1	0	0	F	F	1	1	1	1	1	1	1	1	
29	1D	1	1	1	0	1	F	F	1	1	1	1	1	1	1	1	
30	1E	1	1	1	1	0	F	F	1	1	1	1	1	1	1	1	
31	1F	1	1	1	1	1	F	F	1	1	1	1	1	1	1	1	
		4	3	2	1	0				8	7	6	5	4	3	2	1

INPUT ADDRESSES.						OUTPUT										DESCRIPTION
DEC.	HEX	F	D	C	B	A	8	7	6	5	4	3	2	1		
0	00	0	0	0	0	0	F	F	1	1	1	1	1	1	1	BCNOP
1	01	0	0	0	0	1	B	C	1	0	1	1	1	1	0	TD1 SW TD2
2	02	0	0	0	1	0	9	D	1	0	0	1	1	1	0	LAR
3	03	0	0	0	1	1	F	D	1	1	1	1	1	1	0	TD2 SP ALS
4	04	0	0	1	0	0	F	F	1	1	1	1	1	1	1	INC OUT
5	05	0	0	1	0	1	F	F	1	1	1	1	1	1	1	ALS TD2
6	06	0	0	1	1	0	B	D	1	0	1	1	1	1	0	ALS DR MAR
7	07	0	0	1	1	1	F	F	1	1	1	1	1	1	1	MALS FUNC
8	08	0	1	0	0	0	9	D	1	0	0	1	1	1	0	INS 1
9	09	0	1	0	0	1	B	9	1	0	1	1	1	0	0	INC IN
10	0A	0	1	0	1	0	F	7	1	1	1	1	0	1	1	FI
11	0B	0	1	0	1	1	F	F	1	1	1	1	1	1	1	FUNC MAR
12	0C	0	1	1	0	0	F	D	1	1	1	1	1	1	0	TD 2
13	0D	0	1	1	0	1	F	F	1	1	1	1	1	1	1	SEM STO
14	0E	0	1	1	1	0	9	D	1	0	0	1	1	1	0	TII S4 TD1
15	0F	0	1	1	1	1	F	F	1	1	1	1	1	1	1	FUNC MALS
16	10	1	0	0	0	0	5	4	0	1	0	1	0	1	0	FNI
17	11	1	0	0	0	1	B	C	1	0	1	1	1	1	0	TD 1 SF ALS
18	12	1	0	0	1	0	1	D	0	0	0	1	1	1	0	ALS TD1
19	13	1	0	0	1	1	B	9	1	0	1	1	1	0	0	TD1 SF ALS
20	14	1	0	1	0	0	9	9	1	0	0	1	1	0	0	ARSF TD1
21	15	1	0	1	0	1	F	F	1	1	1	1	1	1	1	SEM FET
22	16	1	0	1	1	0	9	C	1	0	0	1	1	1	0	TII S8 TD1
23	17	1	0	1	1	1	F	F	1	1	1	1	1	1	1	ALS FUNC
24	18	1	1	0	0	0	B	D	1	0	1	1	1	1	0	TD1
25	19	1	1	0	0	1	F	F	1	1	1	1	1	1	1	DR MALS
26	1A	1	1	0	1	0	9	9	1	0	0	1	1	0	0	MAR TD1
27	1B	1	1	0	1	1	F	F	1	1	1	1	1	1	1	MAR FUNC
28	1C	1	1	1	0	0	9	5	1	0	0	1	0	1	0	INS1 FI
29	1D	1	1	1	0	1	F	B	1	1	1	1	1	0	1	MALS TD1
30	1E	1	1	1	1	0	B	5	1	0	1	1	0	1	0	TD1 FI
31	1F	1	1	1	1	1	B	9	1	0	1	1	1	0	0	FUNC TD1
		4	3	2	1	0			8	7	6	5	4	3	2	1



INPUT ADDRESSES.							OUTPUT							DESCRIPTION		
DEC.	HEX	F MDAT 20	D MDAT 19	C MDAT 18	B MDAT 17	A MDAT 16	HEX	B S M R 2.8	* R 2.7	.R 2.6	R 2.5	R 2.4	R 2.3		* R 2.2	B S M R 2.1
0	00	0	0	0	0	0	3 0	0	0	1	1	0	0	0	0	BCN OP
1	01	0	0	0	0	1	2 5	0	0	1	0	0	1	0	1	FN1
2	02	0	0	0	1	0	3 0	0	0	1	1	0	0	0	0	INS1
3	03	0	0	0	1	1	3 0	0	0	1	1	0	0	0	0	TD1
4	04	0	0	1	0	0	B 0	1	0	1	1	0	0	0	0	* INC OUT
5	05	0	0	1	0	1	7 4	0	1	1	1	0	1	0	0	ARS FTD1
6	06	0	0	1	1	0	3 0	0	0	1	1	0	0	0	0	TD2
7	07	0	0	1	1	1	3 4	0	0	1	1	0	1	0	0	INS1 FI
8	08	0	1	0	0	0	B 0	1	0	1	1	0	0	0	0	LAR
9	09	0	1	0	0	1	9 8	1	0	0	1	1	0	0	0	ALS TD1
10	0A	0	1	0	1	0	3 4	0	0	1	1	0	1	0	0	FI
11	0B	0	1	0	1	1	7 4	0	1	1	1	0	1	0	0	MAR TD1
12	0C	0	1	1	0	0	B 0	1	0	1	1	0	0	0	0	ALS DR MAR
13	0D	0	1	1	0	1	2 1	0	0	1	0	0	0	0	1	TI1 S8 TD1
14	0E	0	1	1	1	0	2 1	0	0	1	0	0	0	0	1	TI1 S4 TD1
15	0F	0	1	1	1	1	3 4	0	0	1	1	0	1	0	0	TD1 FI
16	10	1	0	0	0	0	3 1	0	0	1	1	0	0	0	1	TD1 SW TD2
17	11	1	0	0	0	1	3 2	0	0	1	1	0	0	1	0	* TD1 SW MAR
18	12	1	0	0	1	0	7 4	0	1	1	1	0	1	0	0	INC in
19	13	1	0	0	1	1	3 0	0	0	1	1	0	0	1	0	DR MALS
20	14	1	0	1	0	0	3 8	0	0	1	1	1	0	0	0	ALS TD2
21	15	1	0	1	0	1	7 4	0	1	1	1	0	1	0	0	SEM FET
22	16	1	0	1	1	0	B 0	1	0	1	1	0	0	0	0	SEM STO
23	17	1	0	1	1	1	3 4	0	0	1	1	0	1	0	0	MALS TD1
24	1.8	1	1	0	0	0	B 0	1	0	1	1	0	0	0	0	TD2 SP ALS
25	19	1	1	0	0	1	7 4	0	1	1	1	0	1	0	0	TD1 SF ALS
26	1A	1	1	0	1	0	7 0	0	1	1	1	0	0	0	0	PUNCH MAR
27	1B	1	1	0	1	1	7 0	0	1	1	1	0	0	0	0	MAR FUNC
28	1C	1	1	1	0	0	7 0	0	1	1	1	0	0	0	0	MALS FUNC
29	1D	1	1	1	0	1	B 0	1	0	1	1	0	0	0	0	* ALS FUNC
30	1E	1	1	1	1	0	7 0	0	1	1	1	0	0	0	0	FUNC MALS
31	1F	1	1	1	1	1	7 4	0	1	1	1	0	1	0	0	FUNC TD1
		4	3	2	1	0		8	7	6	5	4	3	2	1	

400-732

INPUT ADDRESSES.						OUTPUT (H)										DESCRIPTION	
DEC.	HEX	F	D	C	B	A	CPU INT		SEL	EN	SUEN	INT CL 1	INT CL 0	CC PAR	CCP		
		MDAT 35	MDAT 34	MDAT 32	MDAT 33	MDAT 36	B	S	ARLD	MOD	PSW	1	0	PSW	PSW		
0	00	0	0	0	0	0	5	C	0	1	0	1	1	1	0	0	OP NOP ✓
1	01	0	0	0	0	1	5	C	0	1	0	1	1	1	0	0	INC X1X2 ✓
2	02	0	0	0	1	0	5	C	0	1	0	1	1	1	0	0	LD OP ✓
3	03	0	0	0	1	1	5	C	0	1	0	1	1	1	0	0	INC X1 ✓
4	04	0	0	1	0	0	7	C	0	1	1	1	1	1	1	0	TM OD ○
5	05	0	0	1	0	1	5	C	0	1	0	1	1	1	0	0	DEC X1 ✓
6	06	0	0	1	1	0	5	C	0	1	0	1	1	1	0	0	LD RAM
7	07	0	0	1	1	1	5	8	0	1	0	1	1	0	0	0	CL TM
8	08	0	1	0	0	0	5	C	0	1	0	1	1	1	0	0	CL RAM
9	09	0	1	0	0	1	7	0	0	1	0	1	0	0	0	0	CL CPU
10	0A	0	1	0	1	0	5	C	0	1	0	1	1	1	0	0	EX RAM
11	0B	0	1	0	1	1	5	4	0	1	0	1	0	1	0	0	CL I/O
12	0C	0	1	1	0	0	5	C	0	1	0	1	1	1	0	0	EX PROM
13	0D	0	1	1	0	1	5	C	0	1	0	1	1	1	0	0	EX RAM LD
14	0E	0	1	1	1	0	5	E	0	1	0	1	1	1	1	0	* SET COND ○
15	0F	0	1	1	1	1	F	F	1	1	1	1	1	1	1	1	
16	10	1	0	0	0	0	D	C	1	1	0	1	1	1	0	0	CPU INT
17	11	1	0	0	0	1	F	F	1	1	1	1	1	1	1	1	
18	12	1	0	0	1	0	I	F	0	0	0	1	1	1	1	1	○ I-PSW ○
19	13	1	0	0	1	1	F	F	1	1	1	1	1	1	1	1	
20	14	1	0	1	0	0	4	C	0	1	0	0	1	1	0	0	PSW-I ○
21	15	1	0	1	0	1	F	F	1	1	1	1	1	1	1	1	
22	16	1	0	1	1	0	5	C	0	1	0	1	1	1	0	0	LD X1X2 ✓
23	17	1	0	1	1	1	F	F	1	1	1	1	1	1	1	1	
24	18	1	1	0	0	0	5	C	0	1	0	1	1	1	0	0	INC X2 ✓
25	19	1	1	0	0	1	F	F	1	1	1	1	1	1	1	1	
26	1A	1	1	0	1	0	5	C	0	1	0	1	1	1	0	0	LD X1 ✓
27	1B	1	1	0	1	1	F	F	1	1	1	1	1	1	1	1	
28	1C	1	1	1	0	0	5	C	0	1	0	1	1	1	0	0	LD X2 ✓
29	1D	1	1	1	0	1	F	F	1	1	1	1	1	1	1	1	
30	1E	1	1	1	1	0	5	C	0	1	0	1	1	1	0	0	DEC X2 ✓
31	1F	1	1	1	1	1	F	F	1	1	1	1	1	1	1	1	
		4	3	2	1	0			8	7	6	5	4	3	2	1	

INPUT ADDRESSES							OUTPUT							R SEL/Q SEL	R SEL	Q SEL	
DEC	HEX	Hex	E	D	C	B	A	HEX	8	7	6	5	4	3	2	1	DESCRIPTION
0	00	0	0	0	0	0	0	F	F	1	1	1	1	1	1	1	LL
1	01	1	0	0	0	0	1	F	F	1	1	1	1	1	1	1	RL
2	02	2	0	0	0	1	0	D	0	1	1	0	1	0	0	0	RC
3	03	3	0	0	0	1	1	7	F	0	1	1	1	1	1	1	BYTE UB
4	04	4	0	0	1	0	0	F	B	1	1	1	1	1	0	1	LLL
5	05	5	0	0	1	0	1	C	7	1	1	0	0	0	1	1	RLL
6	06	6	0	0	1	1	0	C	2	1	1	0	0	0	0	1	RCL
7	07	7	0	0	1	1	1	E	A	1	1	1	0	1	0	1	MUL
8	08	8	0	1	0	0	0	D	9	1	1	0	1	1	0	0	LC
9	09	9	0	1	0	0	1	E	5	1	1	1	0	0	1	0	RA
10	0A	A	0	1	0	1	0	F	F	1	1	1	1	1	1	1	
11	0B	B	0	1	0	1	1	F	F	1	1	1	1	1	1	1	
12	0C	C	0	1	1	0	0	C	B	1	1	0	0	1	0	1	LCL
13	0D	D	0	1	1	0	1	F	A	1	1	1	1	1	0	1	RLL
14	0E	E	0	1	1	1	0	C	C	1	1	0	0	1	1	0	DIV
15	0F	F	0	1	1	1	1	3	F	0	0	1	1	1	1	1	I/O
16	10		1	0	0	0	0	F	F	1	1	1	1	1	1	1	LL
17	11		1	0	0	0	1	F	F	1	1	1	1	1	1	1	RL
18	12		1	0	0	1	0	D	0	1	1	0	1	0	0	0	RC
19	13		1	0	0	1	1	B	F	1	0	1	1	1	1	1	BYTE LB
20	14		1	0	1	0	0	F	B	1	1	1	1	1	0	1	LLL
21	15		1	0	1	0	1	C	7	1	1	0	0	0	1	1	RLL
22	16		1	0	1	1	0	C	2	1	1	0	0	0	0	1	RCL
23	17		1	0	1	1	1	E	A	1	1	1	0	1	0	1	MUL
24	18		1	1	0	0	0	D	9	1	1	0	1	0	0	1	LC
25	19		1	1	0	0	1	E	5	1	1	1	0	0	1	0	RA
26	1A		1	1	0	1	0	F	F	1	1	1	1	1	1	1	
27	1B		1	1	0	1	1	F	F	1	1	1	1	1	1	1	
28	1C		1	1	1	0	0	C	B	1	1	0	0	1	0	1	LCL
29	1D		1	1	1	0	1	F	A	1	1	1	1	1	0	1	RLL
30	1E		1	1	1	1	0	C	C	1	1	0	0	1	1	0	DIV
31	1F		1	1	1	1	1	3	F	0	0	1	1	1	1	1	I/O

6

SIGNAL LISTS











ALB TO BIB INTERCONNECTIONS  
SIGNAL LIST

sign/Date GB/780524	page 1/5
repl	project

PLUG TYPE :	P/N
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :

REFERENCE DESIGNATION	ALB P1 (C3)
	BIB J1 (C1)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE:ALB
1	T-BUS 11	I/O
2	T-BUS 10	I/O
3	T-BUS 9	I/O
4	T-BUS 8	I/O
5	I CPU INT (H)	I
6	ENSH (L)	I
7	EN ALS OUT (L)	I
8	GND.	
9	T-BUS 12	I/O
10	T-BUS 13	I/O
11	T-BUS 14	I/O
12	T-BUS 15	I/O
13	T-BUS 3	I/O
14	T-BUS 2	I/O
15	T-BUS 1	I/O
16	T-BUS 0	I/O

ALB TO BIB INTERCONNECTIONS  
SIGNAL LIST

sign/date

GB/0524

page

2/5

repl

project

PLUG TYPE :

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

PIN

REFERENCE  
DESIGNATION

ALB P2 (C5)

BIB J2 (C3)

PIN NO.

SIGNAL NAME

SIGNAL REFERENCE : ALB

1

T-BUS 7

I/O

2

T-BUS 6

I/O

3

T-BUS 5

I/O

4

T-BUS 4

I/O

5

CPALS

I

6

CPALS

I

7

CPMCU

I

8

GND

9

GND

10

PER0 (L)

I

11

PER0 (H)

I

12

PER2 (H)

I

13

GND

14

LDMCU (L)

I

15

LDMCU (H)

I

16

GND

ALB TO BIB INTERCONNECTION  
SIGNAL LIST

PLUG TYPE :

P/N

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE DESIGNATION	ALB P3 (D1)
	BIB J3 (D1)

PIN NO. | SIGNAL NAME | SIGNAL REFERENCE: ALB

1	GND	
2	FORCE CPU INT (H)	0
3	II/OI (H)	I
4	ITI (H)	I
5	$\overline{P0}$	I
6	$\overline{P1}$	I
7	ITRQ (H)	I
8	GND	
9	GND	
10	$\overline{CPMCU}$	I
11	DCL (L)	I
12	PARITY ERROR	0
13	$\overline{8MHz}$	I
14	$\overline{8MHz}$	I
15	$\overline{2MHz}$	I
16	GND	

ALB TO BIB INTERCONNECTION  
SIGNAL LIST

sign/date  
GB/780524

page  
4/5

repl

project

PLUG TYPE :

PIN

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P4 (D3)

BIB J4 (D3)

PIN NO.

SIGNAL NAME

SIGNAL REFERENCE: ALB

1

AA1

0

2

OP2

0

3

OP0

0

4

AA2

0

5

AA0

0

6

OP1

0

7

DPER0 (H)

I

8

GND

9

DPER1 (H)

I

10

LD-DREG (H)

0

11

RLP

I

12

RUP

I

13

IUP

0

14

ILP

0

15

SEA17

0

16

SEA16

0



1.

INTRODUCTION

The BIB is the bus interface for the CPU CR8001/2. The board contain the circuit necessary for transferring of data on the CR80 Main Bus.

The BIB is connected to the CR80 system by a 86 pins edge connector for the Main Bus and a 48 pins connector for the system control connections the communication between the BIB and the two other board in the CPU ALB & MPB is carried out on flat cables and discreet wires for the power.


2.

GENERAL DESCRIPTION


The BIB has different function in the CPU. The board supply the module with the necessary timing signals derived from the CR80 system master timing signal  $\phi_4$ . All the receivers and drivers for the external connections are located on the board together with the 20 bits address register/counter and temporary storage for the data and corresponding parity bits (DATA Reg).

The data and addresses transferred to/from the ALB is done via the internal 16 bits CPU bus T-BUS.

The set up of the BIB to execute the different bus transfers is from the  $\mu$  program output. The handshaking circuit related to the MBC communication for Main Bus authority control is on the BIB also.



T-BUS 0-15



CHRISTIAN ROVSING A/S

Scale	Approved	Issue
Date		Date
Drawn		Approved
Parts no		
Print no	Sheet of sheets	



### 3. SPECIFICATIONS

The BIB is one of the 3 PCB in the CPU CR8001/2 and interface the module to the CR80 Main Bus and system control connections.

#### 3.1 Main Bus Connection

The Main Bus connection is a CR80 standard 86 poles edge connector with the pin configuration and signal specification as described in table 3.1 a & b.

#### 3.2 System Control Connection

The connector used for the system control signal is a CR80 standard 48 pin connector mounted above the 86 poled edge connector.

The pin configuration and signal specifications is described in table 3.2 a & b.

#### 3.3 Power Interface

Input power +5V is from the Main Bus connector power to ALB & MPB is supplied through two discreet wires soldered on the board.

Power Consumption:

+5V : ± A

#### 3.4 Mechanical Dimension

Standard CR80 PCB 183.4 x 305mm with two connectors one 86 pin Main Bus edge connector & one 48 pin system control connector.

Height of component side : 8 mm

Height of soldering side : 8 mm

### 3.5 Data Transfer Rate

Max. transfer : 2.7 M word

Min. Bus time : 250 ns

### 3.6 Main Bus Addressing

Control 20 bits address including 2 mode bits  
for : I/O, L Byte, U Byte & Word.

Memory addressing of 256 K word or 512 K byte.

### 3.7 Data Word

16 bits word plus one parity bit for each byte LB & UB,  
ODD parity.

### 3.8 Internal Connections

The BIB is connected to the ALB with five pcs. 16  
wires flat cables ref. signal lists section 5.

TABLE 3.1.a

● MAIN BUS CONNECTOR - PIN LAYOUT

2 x 43 pin edge connector rear view

A			B	
	gnd	1		gnd
	0	2		1
	2	3		3
	4	4		5
DATA (DA)	6	5		7
	8	6		9
	10	7		11
	12	8		13
	14	9		15
	gnd	10		gnd
Auxiliary power	-12V	11		auxiliary power (same as All)
	gnd	12		-12V
	+12V	13		gnd
	gnd	14		+12V
		15		gnd
	0	16		1
	2	17		3
	4	18		5
	6	19		7
ASSRESS (AD)	gnd	20		gnd
	8	21		9
	10	22		11
	12	23		13
	14	24		15
	16	25		17
	18	26		19
	gnd	27		gnd
UP	16	28		17
	AUX	29		MC (H)
	RS (L)	30		gnd
	TRQ (L)	31		gnd
	INA (H)	32		gnd
	INR (L)	33		gnd
	R/W (L/H)	34		gnd
	Ø 1	35		gnd
	Ø 2	36		gnd
	Ø 3	37		gnd
	Ø 4	38		gnd
	gnd	39		gnd
	+5V	40		+5V
	+5V	41		+5V
	gnd	42		gnd
	gnd	43		gnd

TABLE 3.1.b

MAIN BUS ELECTRICAL INTERFACE SPECIFICATION POWER LINES

Aux. power	pin A11, B11
-12V + 0.2V	pin A12, B12
- 0V	
Gnd	pin A13, B13
+12V + 0.2V	pin A14, B14
- 0V	
+5V + 0.2V	pin A40, A41, B40, B41
- 0V	
Gnd	pin A42, A43, B42, B43

The power lines are not feed through the Main Bus Extension and therefore different power supplies are used for the different Mother Boards.

The max. currents supplied through one connector are as specified below:

+12V, -12V, I max: 2 A  
+ 5V , I max: 12 A

SIGNAL LINES

The levels for all the Main Bus signals are normal TTL logic levels. i.e.:

High level:  $2.0V \leq V_H \leq 5.0V$   
Low level :  $0V \leq V_L \leq 0.8V$

The load on the different signal lines for one module are as specified on the next page, (all currents are numerical values).

TABLE 3.1.b

DATA LINES & ADDRESS LINES

DA0 - DA15, UP &amp; LP, AD0 - AD19 &amp; R/W (L/H).

3 - state signals with the followings requirements:

Drivers:

$$I_{OH} \geq 5.2 \text{ mA}$$

$$I_{OL} \geq 16.0 \text{ mA}$$

$$I_{O \text{ off}} \leq 100 \text{ uA}$$

Receivers:

$$I_{IH} \leq 100 \text{ uA}$$

$$I_{IL} \leq 0.5 \text{ mA}$$

(1)  $I_{IL} \leq 2 \text{ mA}$

Note 1: This low level input current is only allowed when the module is addressed.

MASTER CLEAR

MC(H):

Open collector with the following requirements.

Driver:

$$I_{OL} \geq 60 \text{ mA}$$

$$I_{OH} \leq 250 \text{ uA}$$

Receiver  
Schmitt Trigger:

$$I_{IH} \leq 100 \text{ uA}$$

$$I_{IL} \leq 0.5 \text{ mA}$$

(1)  $I_{IL} \leq 2 \text{ mA}$

Note 1:  $I_{IL} \leq 2 \text{ mA}$  is only allowed for the Main Bus Controller & Main Bus Termination

TRANSFER REQUEST

TRQ (L):

Open collector or 3 - state signal with the following

TABLE 3.1.b

## requirements:

Driver:  $I_{OL} \geq 80$  mA $I_{OH} \leq 250$  uA

## Receiver

Schmitt Trigger:  $I_{IH} \leq 100$  uA $I_{IL} \leq 0.5$  mA(1)  $I_{IL} \leq 2$  mA

## Note 1:

 $I_{IL}$  2 mA is only allowed for the Main Bus Controller & RAM modules with a memory area of 8K word or more.CLOCK SIGNALS

## Ø4 - Ø1:

Driver:  $I_{OL} \geq 120$  mA $I_{OH} \geq 80$  mA

## Receiver

Schmitt Trigger:  $I_{IL} \leq 2$  mA $I_{IH} \leq 100$  uA

TABLE 3.2.a

SYSTEM CR 8001/2 SYSTEM CONTROL CONNECTIONS BIB (MB) 48 Pin Connector Pin Assignment				sign/date	page
				GB/780525	
				repl	project
Pin no.	Signal Description	Pin no.	Signal Description	Pin no.	Signal Description
1a	BG (L)	1b	GND ✓	1c	BRQ (L) ✓
2a		2b		2c	
3a		3b		3c	
4a		4b		4c	
5a		5b		5c	
6a		6b		6c	
7a		7b		7c	
8a		8b		8c	
9a		9b		9c	
10a	GND	10b	GND	10c	CC (H) ✓
11a	LBG (L) ✓	11b	P0	11c	INT (L) ✓
12a	CPI (L)	12b	TI (L) ✓	12c	P1 ✓
13a		13b		13c	
14a		14b		14c	
15a		15b	GND ✓	15c	GND ✓
16a		16b		16c	

TABLE 3.2.b

SYSTEM CONTROL CONNECTIONS ELECTRICAL INTERFACE  
SPECIFICATION

The levels for all the System Control Connections are normal TTL logic levels i.e.

High level:  $2.0V < V_H < 5.0V$

Low level:  $0 V < V_L < 0.8V$

The specifications below are for the numerical current values for one module connected with the signals.

Main Bus Authority Control Signals

BRQ (L), BG (L)

Driver:  $I_{OL} \geq 48mA$

Receiver:  $I_{IH} \leq 100\mu A$

$I_{IL} \leq 2mA$

LBG (L)

Open collector signal:

Driver:  $I_{OL} \geq 48mA$

$I_{OH} \leq 100\mu A$

Receiver:  $I_{IH} \leq 100\mu A$

$I_{IL} \leq 2mA$



TABLE 3.2.b

CPU Interrupt

CPI (L)

Open collector signal:

Driver:  $I_{OL} \geq 60\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

CPU Clear

CC (H)

Open collector signal:

Driver:  $I_{OL} \geq 60\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

I/O Interrupt Signals & Timer Interrupt

INT (L), P0, P1, TI (L)

Driver:  $I_{OL} \geq 60\text{mA}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

#### 4. FUNCTIONAL DESCRIPTION

This section gives a detailed description of the CR8001/2 Bus Interface Board.

The board contain the circuit necessary for interfacing the ALB to the CR80 system Main Bus and system control connections. Synchronization of the internal CPU sequences, storage of data and addresses and receiver/driver circuit for the external connections are located on the BIB.

The BIB is divided in the following functional blocks.

- |                            |         |
|----------------------------|---------|
| 1. Bus Control Circuit     | F-BC-1  |
| 2. Data & Address Register | F-DAR-1 |
| 3. Bus Drivers             | F-BF-1  |

##### 4.1 Bus Control Circuit F-BC-1

Synchronization of the whole CPU is controlled from F-BC-1 by means of different timing & handshaking signals, derived from the CR80 master clock  $\phi_4$ . The F-BC-1 controls the handshaking procedure for the system control connections, e.g Main Bus authority control, and for the data transfer on the Main Bus.

Five logical blocks are contained in these functional block, they are:

- |                        |          |
|------------------------|----------|
| 1. Bus Control Circuit | L-BCC-1  |
| 2. Reset Control       | L-RC-1   |
| 3. Timing Control      | L-TC-1   |
| 4. Clock & Bus Control | L-C&BC-1 |
| 5. Transfer Control    | L-TC-1   |

#### 4.1.1 Bus Control Circuit L-BCC-1

The control and timing signals from the system control module MBC, SCM and from the Main Bus are received by schmitt triggers located in L-BCC-1.

The detector and driver for the front panel led is also included.

#### 4.1.2 Reset Control L-BC-1

When the BIB recognize a CPU clear CC(H) the whole CPU will be reset by the signals:

PRESET TIMING, CPU CL & LD MCU.

To make a qualified reset the reset signal is synchronized to the CPU timing signals CPALS & PER2(H) ref. timing diagram fig. 4.1.2.

If a parity error is detected on the ALB the signal PARITY ERROR will go low and force a reset of the module. The same function has the time out detection in the Transfer Control (TO(L)). Ref. fig. 4.1.2 for detailed signal relationship.

#### Timing Control L-TC-1

#### 4.1.3 The internal CPU timing is divided in three perodes PER 0, PER 1 & PER 2.

The width of the perodes is nominal 125 ns, but when accessing the Main Bus PER 2 will be extended until the module respons RS(L) arrive from the addressed module. If a CPU Clear, time out or parity error occurs the circuit will be reset to PER 0 ref. timing diagram fig. 4.1.3 and fig. 4.1.2.

#### 4.1.4 Clock & Bus Control L-CBC-1


Synchronization of the internal bus, the T-BUS is carried out in these logical blocks, and the generation of the two clocks CPMCU & CPALS is decoded from the timing signals from the Timing Control. Fig. 4.1.4 specify the relationship between the timing signals and the outputs CPALS, CPMCU & the T-BUS enable signals.

#### 4.1.5 Transfer Control L-TC-1

The bus controlling program outputs MDAT 16-20 are input to a PROM CR1290 where a conversion to the relevant signals for the BIB is carried out. The output control the Main Bus authority signals, Main Bus transfer signals and the internal R/W signal used for specifying the transfer CPU Module and thereby the enabling of the data drivers. For more detailed timing relations ref. fig. 4.1.5. PROM table for CR1290 ref. section 5.

Reset Control Timing Diagram

Fig. 4.1.1.2



Timing Control Timing Diagram




Fig. 4.1.3

Clock & Bus Control Timing Diagram




Fig. 4.1.4

Transfer Control Timing Diagram




Fig. 4.1.5



#### 4.2 Data & Addressing Registers F-DAR-1

The contents on the T-BUS are stored in the Data or Address Register, when it shall be used for transfer on the Main Bus. The control of the data register loading is carried out from the BIB (T-File control) while the address register is controlled from the bus control PROM CR1290 located in the Bus Control Circuit. Beside the loading function the 16 least significant bits of the address register can be controlled as a counter from CR1290.

F-DAR-1 consist of two logic blocks.

1. Data Latch L-DL-1
2. Address Register/Counter L-ARC-1

##### 4.2.1 Data Latch L-DL-1

The input to the Data Latch is the T-BUS and the two parity bits generated on the ALB one for each byte, upper byte & lower byte. The output is input to the Main Bus data drivers.

Timing diagram 4.2.1 specify the three possible load times for the latch.

##### 4.2.2 Address Register/Counter L-ARC-1

The 16 bits word address for the Main Bus transfer is always loaded into the address counter section in the T-BUS ALS Out time. When the register is incremented it is done in the same time slot.


This part of the address register is controlled from bus controlling PROM . CR1290.

The remaining part of the address field the SR/W mode & page bits is stored in a separate register

in the EN ALS output period. The input comes from the AL Board.

Control of the address register is illustrated in timing diagram fig. 4.2.2.

Data Latch Timing Diagram



Address Register / Counter Timing Diagram




Fig. 4.2.2

#### 4.3 Bus Drivers F-BD-1

This functional block consist of the 3-state driver for the Main Bus data- and address lines and for the interface between the Main Bus to T-BUS drivers. There are three logical blocks in F-BD-1.

1. Address Drivers L-AD-1
2. Data Drivers L-DD-1
3. Input Data Drivers L-IDD-1

##### 4.3.1 Address Drivers L-AD-1

The L-AD-1 consist of 3 state drivers for interfacing the 20 address lines and the R/W signal to the Main Bus lines. The output are enabled direct by the BG signal from the MBC, SCM.

##### 4.3.2 Data Drivers L-DD-1

The circuit for interfacing the data register to the Main Bus data lines consist of inverting 3-state drivers. The outputs are enabled when BG from the MBC is active (low) and the transfer to be executed is a write operation R/W : "1".

##### 4.3.3 Input Data Drivers L-IDD-1

The L-IDD-1 consist of a 16 bits 3-state selector for transferring of the Main Bus data line contents to the T-BUS. The output from the selector is enabled synchronous with the CPU's internal timing (EN BUS IN (L)) but the selection of the Main Bus and input is only when the CPU is accessing the bus

BUS INTERFACE BOARD (BIB) MB

sign/date

page

GB/780524

repl

project

in the other cycles, and all one is transferred to  
the T-BUS controlled by the signal ITRQ (H).

ALB TO BIB INTERCONNECTION

sign/date

GB/780524

page

repl

project

5.

SIGNAL LISTS

ALB TO BIB INTERCONNECTIONS  
SIGNAL LIST

sign/date GB/780524	page 1/5
repl	project

PLUG TYPE :

PIN

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P1 (C3)

BIB J1 (C1)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE: ALB
1	T-BUS 11	I/O
2	T-BUS 10	I/O
3	T-BUS 9	I/O
4	T-BUS 8	I/O
5	I CPU INT (H)	I
6	ENSH (L)	I
7	EN ALS OUT (L)	I
8	GND	
9	T-BUS 12	I/O
10	T-BUS 13	I/O
11	T-BUS 14	I/O
12	T-BUS 15	I/O
13	T-BUS 3	I/O
14	T-BUS 2	I/O
15	T-BUS 1	I/O
16	T-BUS 0	I/O

ALB TO BIB INTERCONNECTIONS  
SIGNAL LIST

sign/date

GB/0524

page

2/5

repl

project

PLUG TYPE :

P/N

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P2 (C5)

BIB J2 (C3)

PIN NO.

SIGNAL NAME

SIGNAL REFERENCE : ALB

1

T-BUS 7

I/O

2

T-BUS 6

I/O

3

T-BUS 5

I/O

4

T-BUS 4

I/O

5

CPALS

I

6

CPALS

I

7

CPMCU

I

8

GND

9

GND

10

PER0 (L)

I

11

PER0 (H)

I

12

PER2 (H)

I

13

GND

14

LDMCU (L)

I

15

LDMCU (H)

I

16

GND



ALB TO BIB INTERCONNECTION  
SIGNAL LIST

sign/date GB/780524	page 3/5
repl	project

PLUG TYPE :  
CABEL TYPE: 16 WIRES FLAT CABLE

P/N

LENGTH :

REFERENCE DESIGNATION	.ALB P3 (D1)
	BIB J3 (D1)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE: ALB
1	GND	
2	FORCE CPU INT (H)	0
3	II/OI (H)	I
4	ITI (H)	I
5	$\overline{P0}$	I
6	$\overline{P1}$	I
7	ITRQ (H)	I
8	GND	
9	GND	
10	$\overline{CPMCU}$	I
11	DCL (L)	I
12	PARITY ERROR	0
13	$\overline{8MHz}$	I
14	$\overline{8MHz}$	I
15	$\overline{2MHz}$	I
16	GND	

ALB TO BIB INTERCONNECTION  
SIGNAL LIST

sign/date  
GB/780524

page  
4/5

repl

project

PLUG TYPE :

P/N

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P4 (D3)

BIB J4 (D3)

PIN NO.

SIGNAL NAME

SIGNAL REFERENCE: ALB

1

AA1

0

2

OP2

0

3

OP0

0

4

AA2

0

5

AA0

0

6

OP1

0

7

DPER0 (H)

I

8

GND

9

DPER1 (H)

I

10

LD-DREG (H)

0

11

RLP

I

12

RUP

I

13

IUP

0

14

ILP

0

15

SEA17

0

16

SEA16

0

ALB TO BIB INTERCONNECTION  
SIGNAL LIST

sign/date  
GB/780524

page  
5/5

repl

project

PLUG TYPE :

PIN

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P5 (J7)

BIB J5 (G1)

PIN NO.

SIGNAL NAME

SIGNAL REFERENCE: ALB

1

TO (L)

I

2

POWER DET MP

I

3

POWER DET AL

0

4

PRESET TIMING (L)

I

5

$\overline{\text{ADD0}}$

0

6

I/O (L)

0

7

BUSTRF (H)

I

8

GND

9

I R/W

I

10

MDAT 16

0

11

MDAT 17

0

12

MDAT 18

0

13

MDAT 19

0

14

MDAT 20

0

15

IA 19

0

16

IA 18

0

BUS INTERFACE BOARD BIB MB

sign/date

GB/780524

page

repl

project

6.

PROM TABLES

BUS INTERFACE BOARD BIB MB  
PROM TABLES

sign/date	page
GB/780524	
repl	project

There is one PROM in the CPU CR8001/2 BIB, the function description cover also the CPU CR8001/3 and therefore many of the bus control function specified in the table are identical.

ADDR.		INPUT					OUTPUT							DESCRIPTION
DEC.	OCT.	F	D	C	B	A	8	7	6	5	4	3	2	
		MDAT 20	MDAT 19	MDAT 18	MDAT 17	MDAT 16	SEMAFOR S/CL (H/L)	BUSTRF (H)				INCAR (H)	LDAR (H)	I R/W
0	00	0	0	0	0	0	0	0				0	0	
1	01	0	0	0	0	1	0	1				0	1	0
2	02	0	0	0	1	0	0	0				0	0	
3	03	0	0	0	1	1	0	0				0	0	
4	04	0	0	1	0	0	0	1				1	0	1
5	05	0	0	1	0	1	0	1				0	1	0
6	06	0	0	1	1	0	0	0				0	0	
7	07	0	0	1	1	1	0	1				0	1	0
8	10	0	1	0	0	0	0	0				0	1	
9	11	0	1	0	0	1	0	0				0	0	
10	12	0	1	0	1	0	0	1				0	1	0
11	13	0	1	0	1	1	0	1				0	0	0
12	14	0	1	1	0	0	0	1				0	0	1
13	15	0	1	1	0	1	0	0				0	0	
14	16	0	1	1	1	0	0	0				0	0	
15	17	0	1	1	1	1	0	1				0	1	0
16	20	1	0	0	0	0	0	0				0	0	
17	21	1	0	0	0	1	0	1				0	0	1
18	22	1	0	0	1	0	0	1				1	0	0
19	23	1	0	0	1	1	0	1				0	1	1
20	24	1	0	1	0	0	0	0				0	0	
21	25	1	0	1	0	1	1	1				0	1	0
22	26	1	0	1	1	0	1	1				0	0	1
23	27	1	0	1	1	1	0	1				0	1	0
24	30	1	1	0	0	0	0	1				0	0	1
25	31	1	1	0	0	1	0	1				0	1	0
26	32	1	1	0	1	0	0	0				0	0	
27	33	1	1	0	1	1	0	0				0	0	
28	34	1	1	1	0	0	0	0				0	0	
29	35	1	1	1	0	1	0	0				0	0	
30	36	1	1	1	1	0	0	0				0	0	
31	37	1	1	1	1	1	0	0				0	0	
		4	3	2	1	0	8	7	6	5	4	3	2	1

1.

INTRODUCTION

The Bus Interface Board is the interface for CPU CR8001/3 to the CR80 Main Bus and Sub Bus. The BIB is a standard CR80 PCB equipped with a 86 pins edge connector for the Main Bus and a 48 pins connector for the Sub Bus and the system control connection. The connection to the two other boards in the CPU are carried out by means of 16 wires flat cables for the signals and two discreet soldered wires for the power to the ALB & MPB.

2.

GENERAL DESCRIPTION

The BIB interface the ALB & MPB to the CR80 Main Bus and Sub Bus. The board contain the circuits necessary for supplying of the synchronization signal to the two other boards, these timing signals are derived from the Main Bus master timing  $\emptyset 4$ . The handshaking procedure with the MBC, for the Main Bus authority control and for the Main- & Sub Bus transfer is handled by the board. Address register/counter and data register is included, and temporary storages for the data and addresses transferred to the CR80 busses. The interfaces beside the synchronization signals from the BIB, is the internal CPU bus T-BUS for data/address communication and five output from the MPB  $\mu$ program for set up of the bus circuit.



### 3. SPECIFICATIONS

The BIB constitute the interface between the CPU's CR8001/3.

ALB & MPB and the Main Bus and Sub Bus and System Control Connections.

#### 3.1 Main Bus Connection

The Main Bus connection is a CR80 standard 86 poles edge connector with the pin configuration and signal specification as described in table 3.1 a & b.

#### 3.2 System Control Connection & SuB Bus

The connector used for system control and Sub Bus is a standard CR80 48 pins connector mounted above the 86 poles edge connector. The pin configuration and signal specification is described in table 3.2 a, b & c.

### 3.3 Power Interface

Input power +5V is from the Main Bus connector  
Power to MPB & ALB is supplied through two discreet wires soldered on the board

Power consumption:

+5V : ± A

### 3.4 Mechanical Dimenstions

Standard CR80 PCB 183.4 x 305 mm with two connectors  
one 86 pins Main Bus edge connector & one 48 pins  
Sub Bus connector.

Height of component side : 8 mm

Height of soldering side : 3 mm.

### 3.5 Data Transfer Rates

#### Main Bus:

Max. transfer rate: 2.7 M Word

Min. bus time: 250 ns

#### Sub Bus:

Max. transfer rate: 2.7 M Word

Min. bus time: 375 ns

### 3.6 Addressing

20 bits address including two modes bit for:

I/O, L Byte, U Byte & Word

Memory addressing og 256 K Word or 512 K Byte.

BUA INTERFACE BOARD (BIB)

sign/date

GB/780525

page

repl

project

3.7 Data Word

16 bits word plus parity for each byte :  
LB & UB. ODD parity.

3.8 Internal Connections

The BIB is connected to the ALB with five pcs.  
16 wires flat cables ref. signal lists section 5.

Table 3.1 a

● MAIN BUS CONNECTOR - PIN LAYOUT

2 x 43 pin edge connector rear view

	A		B	
	gnd	1	gnd	
	0	2	1	
	2	3	3	
	4	4	5	
DATA (DA)	6	5	7	DATA (DA)
	8	6	9	
	10	7	11	
	12	8	13	
	14	9	15	
	gnd	10	gnd	
Auxiliary power	-12V	11	auxiliary power (same as All)	
	gnd	12	-12V	
	+12V	13	gnd	
	gnd	14	+12V	
		15	gnd	
	0	16	1	
	2	17	3	
	4	18	5	
	6	19	7	
ASSRESS (AD)	gnd	20	gnd	ADDRESS (AD)
	8	21	9	
	10	22	11	
	12	23	13	
	14	24	15	
	16	25	17	
	18	26	19	
	gnd	27	gnd	
UP	16	28	17	LP
	AUX	29	MC (H)	
	RS (L)	30	gnd	
	TRQ (L)	31	gnd	
	INA (H)	32	gnd	
	INR (L)	33	gnd	
	R/W (L/H)	34	gnd	
	Ø 1	35	gnd	
	Ø 2	36	gnd	
	Ø 3	37	gnd	
	Ø 4	38	gnd	
	gnd	39	gnd	
	+5V	40	+5V	
	+5V	41	+5V	
	gnd	42	gnd	
	gnd	43	gnd	

Table 3.1 b

MAIN BUS ELECTRICAL INTERFACE SPECIFICATION POWER LINES

Aux. power	pin A11, B11
-12V + 0.2V - 0V	pin A12, B12
Gnd	pin A13, B13
+12V + 0.2V - 0V	pin A14, B14
+5V + 0.2V - 0V	pin A40, A41, B40, B41
Gnd	pin A42, A43, B42, B43

The power lines are not feed through the Main Bus Extension and therefore different power supplies are used for the different Mother Boards.

The max. currents supplied through one connector are as specified below:

+12V, -12V, I max: 2 A  
+ 5V , I max: 12 A

SIGNAL LINES

The levels for all the Main Bus signals are normal TTL logic levels. i.e.:

High level:  $2.0V \leq V_H \leq 5.0V$   
Low level :  $0V \leq V_L \leq 0.8V$

The load on the different signal lines for one module are as specified on the next page, (all currents are numerical values).

Table 3.1 b  
DATA LINES & ADDRESS LINES

DA0 - DA15, UP & LP, AD0 - AD19 & R/W (L/H).

3 - state signals with the followings requirements:

Drivers:  $I_{OH} \geq 5.2 \text{ mA}$   
 $I_{OL} \geq 16.0 \text{ mA}$   
 $I_{0 \text{ off}} \leq 100 \text{ uA}$

Receivers:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 0.5 \text{ mA}$   
 (1)  $I_{IL} \leq 2 \text{ mA}$

Note 1: This low level input current is only allowed when the module is addressed.

MASTER CLEAR

MC(H):

Open collector with the following requirements.

Driver:  $I_{OL} \geq 60 \text{ mA}$   
 $I_{OH} \leq 250 \text{ uA}$

Receiver  
 Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 0.5 \text{ mA}$   
 (1)  $I_{IL} \leq 2 \text{ mA}$

Note 1:  $I_{IL} 2 \text{ mA}$  is only allowed for the Main Bus Controller & Main Bus Termination.

TRANSFER REQUEST

TRQ (L):

Open collector or 3 - state signal with the following

Table 3.1 b (cont.)

## requirements:

Driver:  $I_{OL} \geq 80 \text{ mA}$

$I_{OH} \leq 250 \text{ uA}$

## Receiver

Schmitt Trigger:

$I_{IH} \leq 100 \text{ uA}$

$I_{IL} \leq 0.5 \text{ mA}$

(1)  $I_{IL} \leq 2 \text{ mA}$

## Note 1:

$I_{IL} \ 2 \text{ mA}$  is only allowed for the Main Bus Controller & RAM modules with a memory area of 8K word or more.

CLOCK SIGNALS

ø4 - ø1:

Driver:  $I_{OL} \geq 120 \text{ mA}$

$I_{OH} \geq 80 \text{ mA}$

## Receiver

Schmitt Trigger:

$I_{IL} \leq 2 \text{ mA}$

$I_{IH} \leq 100 \text{ uA}$

TABLE 3.2 a

CR80 SUB BUS 48 Pin Connector Pin Assignment			sign/date	page	
			repl	project	
Pin no.	Signal Description	Pin no.	Signal Description	Pin no.	Signal Description
1a	BG (L)	1b	GND	1c	BRQ(L)
2a	SB2	2b	SB1	2c	SB0
3a	SB5	3b	SB4	3c	SB3
4a	SB8	4b	SB7	4c	SB6
5a	SB11	5b	SB10	5c	SB9
6a	SB14	6b	SB13	6c	SB12
7a	SB17	7b	SB16	7c	SB15
8a	SB20	8b	SB19	8c	SB18
9a	SB23	9b	SB22	9c	SB21
10a	GND	10b	GND	10c	CC(H)
11a	LBG(L)	11b	PO	11c	INT(L)
12a	CPI(L)	12b	TI(L)	12c	P1
13a	SRQ2	13b	FRS(L)	13c	MRS(L)
14a	DTR(L)	14b	FEN(L)	14c	SRQ1
15a	ATR(L)	15b	GND	15c	GND
16a		16b		16c	



Table 3.2 b

SUB BUS ELECTRICAL INTERFACE SPECIFICATIONS

The levels for all the Sub Bus signals are normal TTL logic levels i.e. :

High level:  $2.0V < V_H < 5.0V$

Low level:  $0 V < V_L < 0.8V$

The specifications below are for the numerical current values allowed for one module connected to the Sub Bus:

ADDRESS & DATA LINES

SB0 - SB23

3 - state signals with the following requirements:

Drivers:  $I_{OH} \geq 5.2mA$   
 $I_{OL} \geq 16.0mA$   
 $I_{0\ off} \leq 100\ \mu A$

Receivers:  $I_{IH} \leq 100\ \mu A$   
 $I_{IL} \leq 0.5mA$   
 (1)  $I_{IL} \leq 2.0mA$

Note: This low level input current is only allowed when the module is addressed or if it is an address sourcing module i.e. CPU or DMA.

Table 3.2 b (cont.)

TRANSFER CONTROL SIGNALS

ATR(L), DTR(L), MRS(L), FEN(L), FRS(L).

Open collector or 3 - state enabled when active signals with the following requirements:

Drivers:  $I_{OL} \geq 40 \text{ mA}$   
 $I_{OH} \leq 100 \text{ uA}$

Receivers:

Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 2.0 \text{ mA}$

SUB BUS AUTHORITY SIGNALS

SRQ 1(L) &amp; SRQ 2(L)

Open collector - or 3 - state enabled when active, signals with the following requirements:

Drivers:  $I_{OL} \geq 40 \text{ mA}$   
 $I_{OH} \leq 100 \text{ uA}$

Receivers:

Schmitt Trigger:  $I_{IH} \leq 100 \text{ uA}$   
 $I_{IL} \leq 4.0 \text{ mA}$

AUXILIARY SIGNALS

The three auxiliary signals Aux 1 - Aux 3 is available for special use in the system and therefore not specified in this document.

Table 3.2 c (cont.)

SUB BUS INTERFACE FUNCTIONAL DISCRIPTION

The following paragraphs describes the interface from a functional point of view. Furthermore the timing specification for the signals are included in the timing diagrams.

The communication on the Sub Bus is devided in two phases; the address - and the data phase. When data is communicated between a memory module and a DMA/CPU the address is transferred to the memory in the address phase and the data to/from the memory in the data phase. If the communication is between a func module and a CPU module only the data phase is used. Control of the Sub Bus lines SB0 - SB23 is carried out by the signals ATR(L) (address phase) and DTR(L) or FEN(L) (data phase).

Table 3.2 c

SYSTEM CONTROL CONNECTIONS ELECTRICAL INTERFACE  
SPECIFICATION

The levels for all the System Control Connections are normal TTL logic levels i.e.

High level:  $2.0V < V_H < 5.0V$

Low level:  $0 V < V_L < 0.8V$

The specifications below are for the numerical current values for one module connected with the signals.

Main Bus Authority Control Signals

BRQ (L), BG (L)

Driver:  $I_{OL} \geq 48mA$

Receiver:  $I_{IH} \leq 100\mu A$

$I_{IL} \leq 2mA$

LBG (L)

Open collector signal:

Driver:  $I_{OL} \geq 48mA$

$I_{OH} \leq 100\mu A$

Receiver:  $I_{IH} \leq 100\mu A$

$I_{IL} \leq 2mA$

Table 3.1c (cont.)

CPU Clear

CC (H)

Open collector signal:

Driver:  $I_{OL} \geq 60\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
 Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

I/O Interrupt Signals & Timer Interrupt

INT (L), P0, P1, TI (L)

Driver:  $I_{OL} \geq 60\text{mA}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
 Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

CPU Interrupt

CPI (L)

Open collector signal:

Driver:  $I_{OL} \geq 60\text{mA}$   
 $I_{OH} \leq 100\mu\text{A}$

Receiver  $I_{IH} \leq 100\mu\text{A}$   
 Schmitt Trigger:  $I_{IL} \leq 2\text{mA}$

4.

FUNCTIONAL DESCRIPTION

The address, calculated during instruction execution in the CPU CR8001/3, can be transferred directly via the internal T-BUS, as the address parts for the Sub Bus transfer, when the address is pressed on the T-BUS it is loaded into the address register/counter, so that it can be used for Main Bus addressing, if the addressed memory isn't located on the Sub Bus. If the Sub Bus addressing gives a response, the cycle will be continued with the transfer of data to the CPU or from the CPU. The CPU include a counter which calculate the length of the data phase, so that a time out will be initiated internal in the module if the data phase is more than 4 us.

The special CR80 func modules can be controlled by these BIB. The func address and control "6 bits" can be sourced either direct from the program or from the standard CR80 instruction set. If there in the special func module memory transfer isn't a memory respons from the Sub Bus the BIB will automatical access the memory on the Main Bus, and control the data transfer from/to func without involving the CPU's internal registers except the data register located on the BIB. When accessing consecutive memory addresses the address register can be incremented instead of making the address calculation in the ALB, and then use the address for the Sub Bus & Main Bus. The BIB can control the system control signal LBG (L) and thereby access the memory times without interruption (semaphore). The semaphore transfer will as the I/O transfer not access the Sub Bus but only the Main Bus.

The address field consist of 16 bits corresponding to the T-BUS plus 2 page bits and 2 mode bits used for Word/L Byte/U Byte/I/O, the later four bits comes from ALB and are loaden into corresponding register in the BIB each  $\mu$  cycle, while the 16 bits field is controlled directly by the  $\mu$ program.

The data communicated on the T-BUS from/to the BIB consist of 16 bits + 2 parity bits (ODD). Data to be transferred from the CPU is always loaded into the BIB data register before transmission, data to the CPU is transferred from the CR80 Main- & Sub Bus to the T-BUS and dependent of the  $\mu$  instruction to the address register too.

The BIB is divided in the following functionals blocks ref. block diagram:

1. Data- and Address Register F-DAR-1
2. Sub Bus Drivers F-SBD-1
3. Main Bus Drivers F-MBD-1
4. Sub Bus Transfer Control F-SBTC-1
5. Timing Control F-TC-1
6. Main Bus Transfer Control F-MBTC-1

#### 4.1 Data and Address Register F-DAR-1

The storages for the bus data and bus addresses are contained in these functional block.

Input to registers is the T-BUS, parity bits and 6 OP reg. & Address bits for the func modules. Outputs from the registers are to the Main Bus and Sub Bus drivers. Control of the load and for the 16 LSB of the address register, count pulses is carried out by bus control PROM CR1289 located in the Sub Bus Transfer Control Circuit.

F-DAR-1 consist of two logical blocks:

1. Data Register L-DR-1
2. Address Register L-AR-1

##### 4.1.1 Data Register L-DR-1

Input to the data part of the data register (latch data and the two parity bits) is the T-BUS.

The loading of the latch is controlled by the signal LDDREC (H) coming from the ALB (T-File Control).

Inputs to the remaining part of the L-DR-1 are OP0-OP2 & AA0-AA2 from the ALB corresponding to func address & func control. The func register is updated each u cycle DPER1(H) independent of the  $\mu$  program output, which the data part load is controlled by the bus control wires via the T-File control meaning that it can be updated in each of the T-BUS's 3 cycles. The timing diagram fig. 4.1.1 specify the sequences in more detailes.



4.1.2 Address Register L-AR-1

The lower 16 bits of the address field (20 bits) is always loaded into the counter part of the address register in the T-BUS ALS time when set up by the bus control function. Incrementation of the 16 bits is also executed in the ALS out time.

The remaining part of the address register, the 5 bits for pages, mode & read write, addressing is updated in synchronous with the CPU cycles independent of the bus control function (MDAT 16-20) Timing diagram fig. 4.1.2 shows in detail the sequences for operation of the L-AR-1.

Note that the address register can not be used as source for the Sub Bus address in the same cycle as it is loaded, it is only the T-BUS directly.

Data Register Timing Diagram




Fig. 4.1.1

Address Register Timing Diagram




Fig. 4.1.2

#### 4.2 Sub Bus Drivers F-SBD-1

The driver circuits for the Sub Bus lines SB0-23 are located in these functional block.

There are three sets of drivers; one for the data phase and two for the address phase. The address drivers are used for transferring the T-BUS contents direct to the Sub Bus or for transferring the address register contents as address to the Sub Bus. F-SBD-1 is divided in three logical blocks:

1. Sub Bus Data Driver
2. Address Sub Bus Driver L-ASBD-1
3. T-BUS Sub Bus Driver L-TSBD-1

For the Sub Bus address and data phase ref. table 4.2.

##### 4.2.1 Sub Bus Data Driver L-SBDD-1

The data driver consist of two parts, one part is used as driver for the data register and one for the func control and address.

The data part is enabled when data is transferred from (ENSBDAT(L)) IDTR (L) the CPU to the Sub Bus which the other part always is enabled during the Sub Bus data phase IDTR (L) regardless of the transfer direction, because these signals are used as func module control.

#### 4.2.2 Address Sub Bus Driver L-ASBD-1

L-ASBD-1 control the Sub Bus during the address phase, when the address source is the address register/counter. The 16 LSB is from the register/counter which the R/W, mode & page bits are sourced from the corresponding register in the address register block L-AR-1. The signal EN AR from Sub Bus Transfer Control F-SBTC-1 is used as output enable.

#### 4.2.3 T-BUS Sub Bus Driver L-TSBD-1

When the address source for the Sub Bus is the T-BUS (ALS out) this driver block is used. The inputs are T-BUS 0-15 for the 16 LSB and the five bits: R/W, mode and page are the input signal to the corresponding register in the address register block L-AR-1. The outputs are enabled by the signal EN T-BUS from Sub Bus Transfer Control F-SBTC-1.

TABLE 4.2

PIN NO.	SIGNAL NAME	FUNCTION			
		ADDRESS PHASE		DATA PHASE	
c2	SB 0	Add.	0 (LSB)	DAT	0 (LSB)
b2	SB 1	Add.	1	DAT	1
a2	SB 2	Add.	2	DAT	2
c3	SB 4	Add.	3	DAT	3 } LB
b3	SB 4	Add.	4	DAT	4
a3	SB 5	Add.	5	DAT	5
c4	SB 6	Add.	6	DAT	6
b4	SB 7	Add.	7	DAT	7 } LB
a4	SB 8	Add.	8	DAT	8 } LB
c5	SB 9	Add.	9	DAT	9
b5	SB 10	Add.	10	DAT	10
a5	SB 11	Add.	11	DAT	11 } UP
c6	SB 12	NV		DAT	12
b6	SB 13	NV		DAT	13
a6	SB 14	NV		DAT	14
c7	SB 15	Add.	18	DAT	15 } UP
b7	SB 16	Add.	19	LP	
a7	SB 17	R/W (L/H)		UP	
c8	SB 18	Add.	12	FAdd.	0
b8	SB 19	Add.	13	FAdd.	1
a8	SB 20	Add.	14	FAdd.	2
c9	SB 21	Add.	15	FCont.	0
b9	SB 22	Add.	16	FCont.	1
a9	SB23	Add.	17	FCont.	2

#### 4.3 Main Bus Drivers F-MBD-1

The Main Bus data and address interface circuits are located in F-MBD-1.

The address driver is controller by BG(L) from the MBC module while the data driver is controlled by BG(L) and R/W. The input circuit for the T-BUS from the Main Bus and Sub Bus is a part of F-MBD-1. Main Bus Drivers are divided in three logical blocks:

1. Address Drivers L-AD-1
2. Data Drivers L-DD-1
3. T-BUS Drivers L-TD-1

##### 4.3.1 Address Drivers L-AD-1

L-AD-1 consist of 3-state drivers for interfacing the address register/counter L-AR-1 to the CR80 Main Bus. The outputs from the drivers are enabled by the signal BG(L) one of the system control signals from the MBC module.

##### 4.3.2 Data Drivers L-DD-1

The inverting 3-state driver used for transferring the data register contents to the Main Bus and signals are located in L-DD-1. The outputs are enabled by BG(L) and R/W, so that data only is transferred in a write cycle.

##### 4.3.3 T-BUS Drivers L-TD-1

The interface for transferring of data from the Main Bus and Sub Bus to the internal CPU bus T-BUS, consist of a 3-state selector circuit which is

BUS INTERFACE BOARD (BIB)

sign/date

GB/780530

page

repl

project

enabled synchronous with the CPU's internal cyclus  
EN BUS IN. The selection of Main or Sub Bus as the  
source for the T-BUS is controlled from the Main Bus  
Transfer Control F-MBTC-1 by the signal ITRQ so that  
the source is the Main Bus when the signal is active.

#### 4.4 Sub Bus Transfer Control F-SBTC-1

Set up of the CPU CR8001/3 for making bus transfer, either on the Sub Bus or the Main Bus is controlled by F-SBTC-1.

The circuit necessary for handling Sub Bus authority and the Sub Bus handshaking procedure is also located in this functional block.

Inputs are beside the timing signals, the five bus control lines from the  $\mu$  program MDAT 16-20.

The bus control signals are decoded by a 32 x 8 PROM and distributed all over, for controlling the different four bus functions. Two of the PROM outputs are used as mode bits and determined the bus function as CPU $\leftrightarrow$ Mem, CPU $\leftrightarrow$ Func, Mem $\leftrightarrow$ Func or Func $\leftrightarrow$ Mem the different transfer modes, and these relationship to the control signals are defined in timing diagram fig. 4.4 a-g

The Sub Bus Transfer Control is divided in to the following three logical blocks:

1. Transfer Set up L-TSU-1
2. Sub Bus Authority Control L-SAC-1
3. Sub Bus Transfer Control L-STC-1

##### 4.4.1 Transfer Set up L-TSU-1

Set up of the BIB, to make a bus transfer is carried out by decoding of the bus control function MDAT 16-20 by a 32 x 8 PROM CRL289 (ref. section 6 for actual contents).

Four of the outputs are synchronized on the timing signal PER0(H) by a register while the other four are used directly by the other parts of the BIB.



The functional table 4.4.1 define the signals more detailed.

#### 4.4.2 Sub Bus Authority Control L-SAC-1

When the BIB is set up for a bus transfer and the transfer isn't an I/O or semaphore the L-SAC-1 will issue a Sub Bus request SRQ on the rising edge of PER0(H) and when the request is accepted the signal AC(L) will go low on the falling edge of  $\phi_4$  meaning that the CPU can start the Sub Bus transfer. If the transfer is an I/O or Semaphore the L-SAC-1 will not be initiated because the transfer has to take place on the Main bus.

Disabling of SRQ can be done from three signals, either when a new cycle start without bus transfer, or when a Main Bus transfer is started. One of the two SRQ signals is driven from the BIB while the other is sensed. Control of SRQ 1&2 is carried out by means of the CPU address  $\bar{A}\bar{D}\bar{D}\bar{O}$  bit.

Timing diagram 4.4.a specify the logical block in more details.

#### 4.4.3 Sub Bus Transfer Control L-STC-1

When a Sub Bus transfer is started by the signal AC(L) from L-SAC1. an internal address transfer will be set up ENTBUS or ENAR, which of the two FF is determined by the signal ENTBUS/AR(H/L) from L-TSU-1. The internal ATR will be issued on the falling edge of  $\phi_4$  and taken down on the next falling edge of  $\phi_4$ . If the transfer is a func $\leftrightarrow$ CPU the signal ATR on the bus will be disabled (DIS ATR) and only the signal FEN will be active in the data phase (IDTR(H)). If the transfer is a memory access both ATR, and if a respons on the ATR is recognized,

BUS INTERFACE BOARD (BIB)

sign/date  
GB/780530

page

repl


project

DTR will be issued. If the bus transfer is a Mem $\leftrightarrow$ Func both FEN and DTR is transferred on the condition of the respons signals MRS or FRS. For more details ref. fig. 4.4. a-g.

The outputs from the block are used for enabling of the Sub Bus drivers.

NOTE: ① IF THERE IS NO RESPONSE ON AN ATR THE BIT WILL SWITCH TO THE MAIN BUS AND EXECUTE THE TRANSFER, THE ADDRESS SOURCE FOR THE MAIN BUS IS THE ADDRESS REGISTER AR

FUNCTION	NO.	MDAT	ADDRESS REG.	R/W	L/H	FM1, FM2	ADDRESS SOURCE	SEMAFOR
FNI	1	0 0 0 0 1	TBUS → AR		"0"	0 0	T-BUS	CLEAR
INCOUT	4	0 0 1 0 0	AR → 1 → AR	1		0 0	AR	CLEAR
APSFDT01	5	0 0 1 0 1	TBUS → AR	0		0 0	T-BUS	CLEAR
INST - FI	7	0 0 1 1 1	TBUS → AR	0		0 0	T-BUS	CLEAR
LAR	8	0 1 0 0 0	TBUS → AR	0		0 0	NO BUS TRF	CLEAR
FI	10	0 1 0 1 0	TBUS → AR	0		0 0	T-BUS	CLEAR
MAR ID1	11	0 1 0 1 1	NO OP	0		0 0	AR	CLEAR
ALS - DR - MAR	12	0 1 1 0 0	NO OP	1		0 0	AR	CLEAR
TD1 FI	15	0 1 1 1 1	TBUS → AR	0		0 0	T-BUS	CLEAR
TD1 - SW - MAR	17	1 0 0 0 1	NO OP	1		0 0	AR	CLEAR
INC IN	18	1 0 0 1 0	AR → 1 → AR	0		0 0	AR	CLEAR
DR - MALS	19	1 0 0 1 1	TBUS → AR	1		0 0	T-BUS	CLEAR
SEM - FET	21	1 0 1 0 1	TBUS → AR	0		0 0	T-BUS	SET
SEM - SIO	22	1 0 1 1 0	NO OP	1		0 0	AR	SET
MALS - TD1	23	1 0 1 1 1	TBUS → AR	0		0 0	T-BUS	CLEAR
TD2 - SP - ALS	24	1 1 0 0 0	NO OP	1		0 0	AR	CLEAR
TD1 - SF - ALS	25	1 1 0 0 1	TBUS → AR	0		0 0	T-BUS	CLEAR
FUIC - MAR	26	1 1 0 1 0	AR → 1 → AR	1		1 1	AR	CLEAR
MAR - FUNC	27	1 1 0 1 1	AR → 1 → AR	0		0 1	AR	CLEAR
MALS - FUNC	28	1 1 1 0 0	TBUS → AR	0		0 1	T-BUS	CLEAR
ALS - FUNC	29	1 1 1 0 1	NO OP	1		1 0	∅	CLEAR
FURC - MALS	30	1 1 1 1 0	TBUS → AR	1		1 1	T-BUS	CLEAR
FUNC - TD1	31	1 1 1 1 1	NO OP	0		1 0	∅	CLEAR
REMAINING			NO OP	0		0 0	NO BUS TRF	CLEAR



CHRISTIAN ROVSING A/S

TABLE 4.4.1

Bus I/F Board  
Transfer Set Up  
Functional Table

Date	78-06-02
Drawn	GB/IDA
Parts no	
Print no	


Approved	
3-1680	
Sheet 1 of 1 sheets	

Issue	1
Date	78-06-02
Approved	


Fig 4.4a

CPU ↔ MEM (SUB BUS)

STO FM 1 : 0  
STO FM 2 : 0



CPU ↔ MEM (MAIN BUS)



CHRISTIAN ROVSING A/S

CPU CR 8001/3  
Transfer Control Signals


Timing Diagram

Scale		Approved		Issue	1		
Date	78-05-19	E		Date	78-05-19		
Drawn	GB/AMS			Approved			
Parts no		3-1675					
Print no		Sheet 1 of 7 sheets					

Fig. 4.4 b

CPU → I/O SEMAFOR

STO FM1: 0  
STO FM2: 0




CHRISTIAN ROVSING A/S

CPU CR 8001/3  
Transfer Control Signals  
Timing Diagram

Scale		Approved		Issue	1		
Date	78-05-19	E		Date	78-05-19		
Drawn	GB/AMS			Approved			
Parts no		3-1675					
Print no		Sheet 2 of 7 sheets					

FUNC ↔ CPU

STO FM1 : 1  
STO FM2 : 0



CHRISTIAN ROVSING A/S


CPU CR 8001/3  
Transfer Control Signals  
Timing Diagram


Scale		Approved		Issue	1		
Date	78-05-22	E		Date	78-05-22		
Drawn	GD/AMS			Approved			
Parts no		3-1675					
Print no		Sheet 3 of 7 sheets					

F89 44.d

FUNC → MEM (SUB BUS)

STO FM1 : 1  
STO FM2 : 1



 CHRISTIAN ROVSING A/S

CPU CR 8001/3  
Transfer Control Signals  
Timing Diagram


Scale		Approved		Issue	1			
Date	78-05-22	E		Date	78-05-22			
Drawn	GB/AMS			Approved				
Parts no		3-1675						
Print no		Sheet 4 of 7 sheets						

e

FUNC → MEM (MAIN BUS)

STO FM 1 : 0  
STO FM 2 : 0

1  
7



CHRISTIAN ROVSING A/S


CPU CR 8001/3  
Transfer Control Signals  
Timing Diagram

Scale		Approved	Issue	1				
Date	78-05-22	E	Date	78-05-22				
Drawn	BG / AMS		Approved					
Parts no		3-1675						
Print no		Sheet 5 of 7 sheets						



MEM (SUB BUS) → FUNC


STO FM 1 : 0  
STO FM 2 : 1



CHRISTIAN ROVSING A/S

CPU CR 8001/3  
Transfer Control Signals  
Timing Diagram

Scale		Approved	Issue	1			
Date	78-05-22	E	Date	78-05-22			
Drawn	GB / AMS		Approved				
Parts no		3-1675					
Print no		Sheet 6 of 7 sheets					



CHRISTIAN ROVSING A/S

CPU CR 8001/3  
Transfer Control Signals  
Timing Diagram

Scale		Approved		Issue	1			
Date	78 - 05 - 22	E		Date	78 - 05 - 22			
Drawn				Approved				
Part no		3-1675						
Print no		Sheet 7 of 7 sheets						

#### 4.5 Timing Control F-TC-1

Generation of the different timing signals, and the T-BUS enable control is carried out by the Timing Control. The input to the block is the master timing signals from the Main Bus, and signals from Sub Bus - and Main Bus transfer control used to select the source, which has to be active before the timing sequence PER0 - PER3 can continue.

There are five logical blocks in the Timing Control:

1. Main Bus Receiver L-MR-1
2. Clear Control L-CC-1
3. Master Timing Control L-MTC-1
4. Master Timing L-MT-1
5. Enable & Clock Generator L-E&CG-1

##### 4.5.1 Main Bus Receiver L-MR-1

The receiver for the Main Bus signals  $\phi 4$ ,  $\phi 2$  & RS(L) are located in L-MR-1 together with the CPU Clear (CC(H)) receiver. The interface circuit is schmitt triggers.

##### 4.5.2 Clear Control L-CC-1

When the CPU detects a CPU Clear it has to reset all the circuit so the start up is well defined, this procedure is controlled by L-CC-1 which also generate a reset when a time out or parity error is recognized. There exist two types of time out, one for the Main Bus, which is detected in the Main bus Transfer Control F-MBTC-1, and one for the Sub Bus, which is detected by a counter, so that a time out is generated if the width of IDTR(H) exceed 4  $\mu$ s. Timing diagram fig. 4.5.2 specify the Clear Control more detailed.

4.5.3 Master Timing Control L-MTC

The input signal to the Master Timing L-MT-1 comes from a selector circuit which selects the proper signals from the two CR80 busses as the input used to continue the CPU's cycles Per0 - Per3. The selector is controlled from the Master Timing, and from the Sub Bus and Main Bus Transfer Control in accordance with table 4.5.3.

#### 4.5.4 Master Timing L-MT-1

The Master Timing logic generates the timing signals used throughout the whole CPU, PER0, 2 and the signal Per3 which only is used on the BIB for control when the transfer is a Mem. ↔ Func and the memory is located on the Main Bus. The timing diagram fig. 4.5.4 specify the signals.

#### 4.5.5 Enable & Clock Generator L-E&CG-1

Control of the T-BUS enable signals and the MCU & ALS clock is generated in these logical block. Timing diagram fig. 4.5.5 specify the signals.



Clear Control Timing Diagram




Fig. 4.5.2

Master Timing





Fig. 4.5.4.



Clock & Bus Control Timing Diagram



BUS CYCLE, THE LENGTH OF PER 2 (H) DEPENDS OF THE RESPONSTIME FOR THE MB 6 (B6) AND THE ADDRESSED MODUL (R5)

INTERNAL CYCLE

Fig. 4.3.0

#### 4.6 Main Bus Transfer Control F-MBTC-1

The handshaking procedure during Main Bus Communication is controlled by F-MBTC-1. There are four logical blocks in the Main Bus Transfer Control.

1. Transfer Control L-TC-1
2. Semaphore Control L-SC-1
3. Interrupt Receiver L-IR-1
4. Voltage Error Detection L-VED-1

##### 4.6.1 Transfer Control L-TC-1

The handshaking procedure with the Main Bus authority signals and Main Bus transfer signal, are carried out in these logical blocks.

Set up of the circuit for making a Main Bus transfer is done by the one of the two signals:

MBTRF (L): used for Semaphore I/O Transfer.

IMRS (H): used for Memory Transfer.

The bus request signal BRQ can in the Func ↔ Memory mode be delayed until the func module has responded (STOFM 1, PER 3 (L)).

When the CPU has got the authority BG(L) it will issue a TRQ (L) and terminate the transfer when the master timing signal PER (L) occurs, RS (L) or time out detection MTO (L).

Timing diagram fig. 4.6.1 specify the L-TC-1 timing.

#### 4.6.2 Semaphore Control L-SC-1

When more than one transfer to/from memory have to be carried out without interruption the PROM output signal SEMAF S/CL goes high and thereby the signal LBG (L) will be transferred to the MBC module and lock the BG (L) to the CPU until it is released by a bus transfer where SEMAF S/CL is low.

Timing diagram fig. 4.6.2 shows the sequence.

#### 4.6.3 Interrupt Receiver L-IR-1

The L-IR-1 consist of schmitt triggers for receiving of the system control signals related to the three different interrupt types. The generated CPU Interrupt which force CPU INT (H) will also cause, that the CPU receives a CPU interrupt.

#### 4.6.4 Voltage Error Detection L-VED-1

This circuit consist of a gate with the output low if the power is O.K. on the ALB & BIB.

Transfer Control Timing Diagram

Fig. 4.6.1





Fig. 4.6.2.

Semafor Control Timing Diagram



BC (L) IS LOCKED TO THE CPU  
WHEN LBC IS ACTIVE

BUS INTERFACE BOARD (BIB)

sign/date  
GB/780530

page

repl

project

5  
SIGNAL LISTS

ALB TO BIB INTERCONNECTIONS SIGNAL LIST	sign/date GB/780524	page 1/5
	repl	project

PLUG TYPE :	P/N
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :

REFERENCE DESIGNATION	ALB P1 (C3)
	BIB J1 (C1)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE:ALB
1	T-BUS 11	I/O
2	T-BUS 10	I/O
3	T-BUS 9	I/O
4	T-BUS 8	I/O
5	I CPU INT (H)	I
6	ENSH (L)	I
7	EN ALS OUT (L)	I
8	GND	
9	T-BUS 12	I/O
10	T-BUS 13	I/O
11	T-BUS 14	I/O
12	T-BUS 15	I/O
13	T-BUS 3	I/O
14	T-BUS 2	I/O
15	T-BUS 1	I/O
16	T-BUS 0	I/O

ALB TO BIB INTERCONNECTIONS SIGNAL LIST	sign/date	Page
	GB/0524	2/5
	repl	Project

PLUG TYPE :	P/N
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :

REFERENCE DESIGNATION	ALB P2 (C5)
	BIB J2 (C3)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE : ALB
1	T-BUS 7	I/O
2	T-BUS 6	I/O
3	T-BUS 5	I/O
4	T-BUS 4	I/O
5	CPALS	I
6	<u>CPALS</u>	I
7	CPMCU	I
8	GND	
9	GND	
10	PER0 (L)	I
11	PER0 (H)	I
12	PER2 (H)	I
13	GND	
14	LDMCU (L)	I
15	LDMCU (H)	I
16	GND	



ALB TO BIB INTERCONNECTION SIGNAL LIST	sign/date GB/780524	page 3/5
	repl	project

PLUG TYPE :	P/N
CABEL TYPE: 16 WIRES FLAT CABLE	

LENGTH :

REFERENCE DESIGNATION	ALB P3 (D1)
	BIB J3 (D1)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE: ALB
1	GND	
2	FORCE CPU INT (H)	0
3	II/OI (H)	I
4	ITI (H)	I
5	$\overline{P0}$	I
6	$\overline{P1}$	I
7	ITRQ (H)	I
8	GND	
9	GND	
10	$\overline{CPMCU}$	I
11	DCL (L)	I
12	PARITY ERROR	0
13	$\overline{8MHz}$	I
14	$\overline{8MHz}$	I
15	$\overline{2MHz}$	I
16	GND	

ALB TO BIB INTERCONNECTION  
SIGNAL LIST

sign/date  
GB/780524

page  
4/5

repl

project

PLUG TYPE :

PIN

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P4 (D3)

BIB J4 (D3)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE: ALB
1	AA1	0
2	OP2	0
3	OP0	0
4	AA2	0
5	AA0	0
6	OP1	0
7	DPER0 (H)	I
8	GND	
9	DPER1 (H)	I
10	LD-DREG (H)	0
11	RLP	I
12	RUP	I
13	IUP	0
14	ILP	0
15	SEA17	0
16	SEA16	0

ALB TO BIB INTERCONNECTION  
SIGNAL LIST

sign/date  
GB/780524

page  
5/5

repl

project

PLUG TYPE :

PIN

CABEL TYPE: 16 WIRES FLAT CABLE

LENGTH :

REFERENCE  
DESIGNATION

ALB P5 (J7)

BIB J5 (G1)

PIN NO.	SIGNAL NAME	SIGNAL REFERENCE: ALB
1	TO (L)	I
2	POWER DET MP	I
3	POWER DET AL	0
4	PRESET TIMING (L)	I
5	ADD0	0
6	I/O (L)	0
7	BUSTRF (H)	I
8	GND	
9	I R/W	I
10	MDAT 16	0
11	MDAT 17	0
12	MDAT 18	0
13	MDAT 19	0
14	MDAT 20	0
15	IA 19	0
16	IA 18	0

BUS INTERFACE BOARD (BIB)

sign/date  
GB/780530

page

repl

project

6

PROM TABLES

ADDR.		INPUT					OUTPUT							DESCRIPTION												
DEC.	OCT.	F	D	C	B	A	I	R/W	L/H	JW	LWCAR	H	B		USTRF	H	L	DAR	H	F	U	N	C	M		
0	00	0	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0	0	0	BC NOP	
1	01	0	0	0	0	1		0	0	1	1	0	0	0	1	0									FNI	
2	02	0	0	0	1	0				0	0	0	0	0	0	0									INS 1	
3	03	0	0	0	1	1				0	0	0	0	0	0	0									TD 1	
4	04	0	0	1	0	0		1	1	1	0	0	0	0	0	0									INC-OUT	
5	05	0	0	1	0	1		0	0	1	1	0	0	0	1	0									AR-SF-TD 1	
6	06	0	0	1	1	0				0	0	0	0	0	0	0									TD 2	
7	07	0	0	1	1	1		0	0	1	1	0	0	0	1	0									INSI-FI	
8	10	0	1	0	0	0				0	0	1	0	0	0	0									LAR	
9	11	0	1	0	0	1				0	0	0	0	0	0	0									ALS-TD 1	
10	12	0	1	0	1	0		0	0	1	1	0	0	0	1	0									FI	
11	13	0	1	0	1	1		0	0	1	0	0	0	0	0	0									MAR- TD 1	
12	14	0	1	1	0	0		1	0	1	0	0	0	0	0	0									ALS-DR-MAR	
13	15	0	1	1	0	1				0	0	0	0	0	0	0									TI 1-S8-TD 1	
14	16	0	1	1	1	0				0	0	0	0	0	0	0									TI 1-S4-TD 1	
15	17	0	1	1	1	1		0	0	1	1	0	0	1	0	0									TD 1-FI	
16	20	1	0	0	0	0				0	0	0	0	0	0	0									TD 1-SW-TD 2	
17	21	1	0	0	0	1		1	0	1	0	0	0	0	0	0									TD 1-SW-MAR	
18	22	1	0	0	1	0		0	1	1	0	0	0	0	0	0									INC IN	
19	23	1	0	0	1	1		1	0	1	1	0	0	1	0	0									DR-MALS	
20	24	1	0	1	0	0				0	0	0	0	0	0	0									ALS-TD 2	
21	25	1	0	1	0	1		0	0	1	1	0	0	1	1	0									SEM-FET	
22	26	1	0	1	1	0		1	0	1	0	0	0	0	0	1									SEM-STO	
23	27	1	0	1	1	1		0	0	1	1	0	0	1	0	0									MALS-TD 1	
24	30	1	1	0	0	0		1	0	1	0	0	0	0	0	0									TD 2-SP-ALS	
25	31	1	1	0	0	1		0	0	1	1	0	0	1	0	0									TD 1-SF-ALS	
25	32	1	1	0	1	0		1	1	1	0	1	1	0	0	0									FUNC-MAR	
27	33	1	1	0	1	1		0	1	1	0	0	1	0	0	0									MAR-FUNC	
28	34	1	1	1	0	0		0	0	1	1	0	1	1	0	0									MALS-FUNC	
29	35	1	1	1	0	1		1	0	1	0	1	0	0	0	0									ALS-FUNC	
30	36	1	1	1	1	0		1	0	1	1	1	1	1	1	0									FUNC-MALS	
31	37	1	1	1	1	1		0	0	1	0	1	0	0	0	0									FUNC-TD 1	
		4	3	2	1	0		8	7	6	5	4	3	2	1											