

GEODÆTISK INSTITUTS INTERNE RAPPORT NR. 14
THE DANISH GEODETIC INSTITUTE
INTERNAL REPORT NO. 14

Appendix 2.

REFERENCE MANUAL

for
GPU

and

REFERENCE MANUAL

for
DPU

K. Engsager

1983

ISBN 87 7450-048-1

GEODÆTISK INSTITUTS INTERNE RAPPORT NR. 14
THE DANISH GEODETIC INSTITUTE
INTERNAL REPORT NO. 14

Appendix 2.

REFERENCE MANUAL

for
GPU

and

REFERENCE MANUAL

for
DPU

K. Engsager

1983

ISBN 87 7450-048-1

Contents

Reference Manual for GPU	1
Modifications	1
Instruction execution	7
Interrupt service	24
Reference Manual for DPU	30
References	38
Appendix 1 :	41
Listing of GPU program	41
Macrodefinitions	42
GPU microprogram	71
GPU address table	187
Appendix 2 :	191
Listing of DPU program	191
Flow diagrams	192
DPU macrodefinitions	199
DPU microprogram	206



Reference Manual
for
GPU

K. Engsager
Geodætisk Institut
1983



REFERENCE MANUAL for GPU

General Processing Unit designed for double precision floating-point arithmetic after Wilkinson. The double precision orders are processed by the DPU (Double Processing Unit).

Basic model is the CPU811.

The instructions are extended and modified.

Modifications :

 The GPU will turn off the MONITORMODE and ESCAPEMODE. The GPU tests that the instructions are taken from an area limited by code_low and code_top given in the message to the GPU.

No registers are dumped in case of errors.

The following instructions are illegal :

illegal :	di	29	data in	illegal
illegal :	do	1	data out	illegal
illegal :	gg	28	general get	illegal
illegal :	gp	47	general put	illegal
illegal :	jd	14	jump disable	illegal
illegal :	je	15	jump enable	illegal
illegal :	re	22	return from escape	illegal
illegal :	ri	12	return from interrupt	illegal

The following instructions are changed :

changed :	jl	13	jump link	changed
-----------	----	----	-----------	---------

The following instructions are new :

new	:	gpustop	0	new	
new	:	gpusqrt	1	new	
new	:	gpucmvs	29	vector sub (vector mult constant)	new
new	:	gpuadd	30	new	
new	:	gpusub	31	new	
new	:	gpucmva	47	vector add (vector mult constant)	new
new	:	gpumla	58	repetive mult add	new
new	:	gpuarm	59	mult accumulator	new
new	:	gpuinv	60	invert	new
new	:	gpustr	61	store	new
new	:	gpured	62	autoreduction	new
new	:	gpuint	63	new	

The GPU can not be autoloaded.

The following procedures are changed or new :

```
procedure get address;
escapemode is always false.
```

```
procedure getdwd;
```

```
-----
begin
  getdouble1;
  getdouble2;
end;
```

```
procedure get instruction;
```

```
-----
comment instructions must be found between code_low and code_top,
      else is a jump made to codeviolation;
```

```
begin
  if addr(23)=1 then addr := addr-1;
  if code_low <= addr + base < code_top then
    begin
      aq := addr + base;
      goto ifetch;
    end
  else
    goto code_violation;
```

```
  ifetch: instruction := word(aq);
  if buserror then goto test_bus;
  pic := aq(1:23);
  after ifetch:
  fetchedq := true;
end;
```

```
procedure normalize and round;
```

```
-----
comment only the unflow/overflow routine has been changed :
```

```
if exp(0:11) <> signextended expq(12) then
begin
  if expq > 0 then
    begin
      ex(22) := 1;
      if floating point exception active then
        goto floating point exception;
    end
  else
    dregw := 0.0; < * underflow.* >
end;
```

```
procedure set busexception;
```

```
-----
```

Does not exist.

```
procedure exit to program;
```

```
-----  
Does not exist.
```

```
procedure next instruction;
```

```
-----  
begin
```

```
  if interrupt flag then goto external interrupt;
```

```
  if fetchedq then fetchedq := false else
```

```
  begin
```

```
    pic := pic + 2;
```

```
    if code_low <= pic < code_top then
```

```
    begin
```

```
      instruction := word(pic);
```

```
      if buserror then goto testbus;
```

```
    end
```

```
    else goto code_violation;
```

```
  end;
```

```
  F := instruction(0:5);
```

```
  W := instruction(6:7);
```

```
  M := instruction(8:9);
```

```
  X := instruction(10:11);
```

```
  D := signextended instruction(12:23);
```

```
  aswitchq := after am con M;
```

```
  goto case aswitchq of
```

```
    ( direct, indirect, relative, relative indirect,  
      amdirect, amindirect, amrelative, amrelative indirect);
```

```
  goto case F of
```

```
    ( gpustop, gpusqrt, bl, hl, la, lo, lx, wa,  
      ws, am, wm, al, illop, jl, illop, illop,  
      xl, bs, ba, bz, rl, sp, illop, rs,  
      wd, rx, hs, xs, illop, gpucmvs, gpuadd, gpusub,  
      ci, ac, ns, nd, as, ad, ls, ld,  
      sh, sl, se, sn, so, sz, sx, gpucmva,  
      fa, fs, fm, ks, fd, cf, dl, ds,  
      aa, ss, gpumla, gpuarm, gpuinv, gpustr, gpured, gpunit);
```

```
end;
```

```
procedure test interrupt;
```

```
comment interrupt during dpu working;
```

```
begin
```

```
  work2 := interrupt level;
```

```
  if work2 = 0 then goto power up;
```

```
  clear interrupt;
```

```
  if work2 >= 8 then
```

```
  begin
```

```
    wait 77 microsec; < * dpu must be finished * >
```

```
    opq := work2;
```

```
    goto external interrupt;
```

```
  end;
```

```
end;
```

```

procedure wait dpu;
comment to finish operation;
begin
  WDPU:
    if interrupt flag then test interrupt;
    if dpu not ready then goto WDPU;
    q := dpu status(22:23);
    status := status + q;
    if q <> 0 and floating point exception active then
      goto floating point exception;
end;

```

```

procedure store opq;
comment opq is stored in word pointed by addr inside writelimits;
begin
  if lowlim <= addr + base < uplim then
    begin
      word(addr + base) := opq;
      if buserror then goto operand error;
    end
  else
    goto program exception;
end;

```

```

procedure store dopq;
comment store oplq con opq in words (addr-2) con addr;
begin
  if lowlim <= addr + base < uplim then
    begin
      word(addr + base) := opq;
      if bus_error then goto operand error;
      if lowlim <= addr + base - 2 then
        begin
          word(addr + base - 2) := opq;
          if buserror then goto operand error;
        end
      else
        begin
          addr := addr - 2;
          if addr < 8 then reg(addr) := oplq
          else goto program exception;
        end;
    end;
  else
    if 0 <= addr < 8 then
      begin
        reg(addr) := opq;
        addr := addr - 2;
        reg(addr) := oplq;
      end
    else
      goto program exception;
end;

```

```

procedure square root;
comment diagonal element in cholesky reduction;
begin
  opq := SP16 and 8.2000,0000; <* no clear, normalized store *>
  gpu init1;
  <* gpu init returns to next microinstruction when called
    as procedure *>
  regw := 6;
  gpu str; <* w2 con w3 := accumulator *>
  <* gpu str returns to next micro when called as procedure *>

  work4 := sign_extended(work4(12:23));
  work2 := sign_extended(w3(12:23)) - work4;
  <* exp loss *>

  work3 := SP17 + 22; <* n0 *>
  addr := work3 - 2; <* b4 *>
  get word; <* status base *>
  work5 :=
  addr := opq + w1 + w1; <* status addr *>

  oplq := 1; <* normal dia result *>
  if regw > 0 then
  begin
    opq := opq;
    store dopq;
    addr := work3 - 4; <* b6 *>
    get word;
    if opq > work4 <* exp_lim > exp_loss *> then
    begin
      gpu sqrt;
      <* gpu sqrt returns to next microinstruction when called
        as procedure *>
      regw := SP16 and 8.3000,0000; <* no clear *>
      gpu init1;
      <* gpu init return to next micro when called as procedure *>
      oplq := w2;
      opq := w3;
      regw := RTC; <* addr_A = store addr *>
      gpu inv1;
      <* gpu inv returns to next micro when called as procedure *>
    end
  else
  begin
    oplq := 3; <* diaresult 3 : zero by exp_loss *>
    dia exception;
  end;
end
else
begin
  oplq := if result = 0 then 4 else 3;
  opq := 0; <* exp_loss *>
  dia exception;
end;
work3 := SP17 - 4;
goto BFIC1;
end;

```

```
procedure dpu error;
begin
  status := status + q; <* q = exceptionbits *>
  if floating point exception active then
    goto floating point exception;
end;
```

```
procedure dia exception;
begin
  addr := work5; <* status addr *>
  store dopq;
  oplq := 0;
  opq := 1 shift 11; <* 0.0 *>
  addr := RTC; <* addr_A = store addr *>
  store dopq;
end;
```

Instruction execution.

```

aa:  see (1).
ac:  do
ad:  do
al:  do
am:  do
as:  do
cf:  do
ci:  do
di:  <* illegal *> goto illop;
dl:  see (1).
do:  <* illegal *> goto illop;
ds:  see (1).
ea:  do
el:  do
es:  do
fa:  do
fd:  do
fm:  do
fs:  do
gg:  <* illegal *> goto illop;
gp:  <* illegal *> goto illop;

```

```

gpuadd:
comment "double floating point add to accumulator"
-----

```

If addr = 0 then (the double floatingpoint dreg(w) con 0.0) else (the double floatingpoint dreg(w) con dreg(w+addr)) is added to the DPU accumulator AR by the sign given in MODUS (see gpuinit). If MODUS(1) = 0 then positive sign else negative sign.
 Numeric code : 30;

```

begin
  work3 := 0;
  gpu_add2:
  if addr = 0 then
  begin
    opq := 0;
    oplq := 0;
  end
  else
  begin
    addr := addr + regw;
    getdwd;
    opq(12:23) := work3(12:23);
  end;
  start dpull;
  addr := regw;
  add2:
  getdw;
  start dpu;
  ex(22:23) := 0;
  wait dpu;
  goto next instruction;
end;

```

```

gpuarm:
comment "set accumulator equal to
        accumulator multiplied by floating point"
-----

```

The floating point dreg(addr) is multiplied by the DPU accumulator and the result is placed in the DPU accumulator.

```

Numeric code :    59;
begin
  getdwd;
  start dpuarm;
  ex(22:23) := 0;
  wait dpu;
  got next instruction;
end;

```

```

gpucmva:
comment "constant mult vector add vector and store in last vector"
-----

```

The constant given by the effective address is multiplied by the doubleword pointed by regpre and added to the doubleword pointed by regw. The doubleword result is stored in the doubleword pointed by regw. regpre and regw is increased by four. The register w0 gives the number of repetitions.

```

Numeric code :    47;
begin
  CAUSE := 0;
  ILIM  := 8.4000_4000; <* clear AR, blexp = -2048 *>
  goto cmv;
end;

```

```

gpucmvs:
comment "constant mult vector subtract from vector
        and store in last vector"
-----

```

The constant given by the effective address is multiplied by the doubleword pointed by regpre and subtracted from the doubleword pointed by regw. The doubleword result is stored in the address given by regw. regpre and regw is increased by four. The register w0 gives the number of repetitions.

```

Numeric code :    31;
begin
  CAUSE := 8.0000_7777; <* minus *>
  ILIM  := 8.6000_4000; <* clear AR, sub, bockexp = -2048 *>

  cmv:
  status(22:23) := 0;
  work3         := 3;
  if w0 > 0 then
  begin
    get dwd;
    if oplq <> 0 and opq <> (1 shift 11) then
    begin
      SP16 := oplq;
      SP17 := opq;
    end
  end
end;

```



```

while w0 > 0 do
begin

  addr := reg_pre;
  get dwd;
  if oplq <> 0 and opq <> (1 shift 11) then
  begin
    q := oplq;
    oplq := ILIM;
    gpu_init1;
    <* gpu modus1 will return in next microstep when
      called as procedure *>
    start dpus1;
    addr := reg_w;
    start dpu; <* whith c *>
    <* (q,opq) * (SP16,SP17) *>

    get dwd;
    W3:
    if interrupt flag then test_interrupt;
    if dpu_not_ready then goto W3;
    if dpu_status(22:23) <> 0 then dpu_error;

    if oplq <> 0 and opq <> (1 shift 11) then
    begin
      start dpull; <* 0, CAUSE *>
      addr := reg_w;
      add2;
      <* gpu add2 returns to next microstep when called
        as procedure *>
    end;

    start dpustr; <* single *>
    gpu inv3;
    <* gpu inv3 returns to next microstep when called
      as procedure *> .

  end <* multiplicand = 0.0 *>;

  reg_w := reg_w + 4;
  reg_pre := reg_pre + 4;
  w0 := w0 - 1;

end <* w0 > 0 *>;

```

```

gpuinit:
comment "store register in DPU register MODUS"
-----

```

The word pointed by the effective address is loaded into the DPU register MODUS. The first 12 bits is handled as modusbits and the last 12 bits as block_exponent used in block_floatingmode.

bits	used in	function
b(0)	gpuinit	0 : none 1 : AR := 0.0
b(1)	gpuadd) add sub
b(1)	gpumla	(0 : add 1 : sub
b(1)	gpusub) sub add
b(2)	gpuadd)
b(2)	gpumla	(0 : normalize AR 1 : not normalize AR
b(2)	gpusub)
b(2)	gpuinv)(0 : normalized rounded result
b(2)	gpustr *)(1 : blockfloated rounded result

*) w(2) = 1 has no effect in single store, i.e. normalized rounded result

blockfloated means that the mantissa is shifted to the right or to the left until the mantissa is normalized or the exponent is equal to the block_exponent.

```

Numeric code : 63;
begin
  get_word;
  gpuinit1:
  oplq := opq(0:11) con (1 shift 7);
  opq := opq(12:23);
  start dpuinit;
  W7:
  if interruptflag then testinterrupt;
  if dpu not ready then goto W7;
  goto next instruction;
end;

```

```

gpuinv:
comment "invert floatingpoint and store".
-----

```

The floating point pointed by the effective address is inverted and the result is stored in the doubleword pointed by register w.
 Numeric code : 60;

```

begin
  getdwd;
  if -, mormalized then
  begin
    work5 := reg_w;
    work2 := sign_ext(opq(12:23));
    opq(12:23) := 0;
    normalize and round;
    oplq := reg_w;
    oplq := reg_pre;
    if zero then
    begin
      q := 2;
      status(22:23) := 0;
      dpu_error;
      oplq := 0;
      opq := 4096; <* 0.0 *>
      goto z_str_2;
    end;
  end;

begin
  gpu_inv_1:
  start dpuinv;
  gpu_inv_2:
  addr := regw;
  gpu_inv_3:
  ex(22:23) := 0;
  W4:
  if interrupt flag then testinetrrupt;
  if dpu not ready then goto W4;
  oplq := dpuresult0
  opq := dpuresult1
  store dopq;
  if dpu_ex(22:23) <> 0 then
  begin
    ex(22:23) := dpu_ex(22:23);
    if floating point exception active then
      goto floatingpointexception;
  end;
end;
goto next instruction;
end;

```

```
gpumla:
```

```
-----
```

```
comment "repetitive mult and add to accumulator".
```

```
The two floating point numbers addressed by w and wpre is multiplied and added to the accumulator with the sign given in modus(1). then the addresses are increased by 4. The repetition count in w0 is then decreased and if notzero the procedure is repeated.
```

```
NB : At return one address is equal to the divisor_addr during -- cholesky-reduction of a matrix.
```

```
Numeric code : 58;
```

```
if w0 > 0 then
```

```
begin
```

```
  gpu_mla_1:
```

```
  ex(22:23) := 0;
```

```
  while w0 > 0 do
```

```
  begin
```

```
    addr := regw;
```

```
    getdwd;
```

```
    if oplq <> 0 and opq <> (1 shift 11) <* 0.0 *> then
```

```
    begin
```

```
      work4 := oplq;
```

```
      work5 := opq;
```

```
      addr := regpre;
```

```
      getdwd;
```

```
      if oplq <> 0 and opq <> (1 shift 11) <* 0.0 *> then
```

```
      begin
```

```
        W1:
```

```
        if interrupt flag then test_interrupt;
```

```
        if dpu not ready then goto W1;
```

```
        if dpu_status(22:23) <> 0 then
```

```
          dpu_error;
```

```
        start dpusl;
```

```
        reg_pre := reg_pre + 4;
```

```
        reg_w   := reg_w   + 4;
```

```
        i/o_addr := 0;
```

```
        start dpu; <* with work4, work5 *>
```

```
        go_to mla_cl;
```

```
      end;
```

```
    end;
```

```
    regpre := regpre + 4;
```

```
    regw   := regw   + 4;
```

```
    mla_cl:
```

```
    w0 := w0 - 1;
```

```
  end w0 > 0 loop;
```

```
  wait dpu;
```

```
  goto next instruction;
```

```
end;
```

gpured:

comment "cholesky-reduction of a datamatic block of columns in
blockfloating mode".

The instruction must use w3 as regw and w1 as regx and the address
must point to address c5 in the working area :

gpured w3 xl c5.

w1 need not be zero as it is subtracted from the address.

working area :

b0 = base of working area ; CAT_I1U + nlu_base
c4 = b0 + 2 : AUTORED
c3 = b0 + 4 : LR = last_reduced column
b7 = b0 + 6 : (R_max + 1) Helmert block_red_limit.
n2 = b0 + 8 : SZU = Saved Zeroes in Unreduced coulmb
c1 = b0 + 10 : CAT_SZR + nlr_base, base of SAvEd Zeroes Reduced..
c0 = b0 + 12 : CAT_I1R + nlr_base, index of first nonzero element
in reduced column.
n11 = b0 + 14 : 4 * (R_MAX + 1) = 2 * word(b7)
b5 = b0 + 16 : tail_displacement.
c5 = b0 + 18 : accu_mode -> addsign
c6 = b0 + 20 : block_exp_r + nlr_base, base of catalog on exponents
of reduced columns to be subtracted from the expo-
nent of the element under reduction to make it a
block_floating number.
n13 = b0 + 22 : block_exp_u , to be subtracted from the exponent
of the element under reduction.
b8 = b0 + 24 : block_exp_u + nlu_base, base of catalog on exponents
of unreduced column to be e.t.c.
b6 = b0 + 26 : exp_lim, max acceptable loss of binals.
b4 = b0 + 28 : status + nlu_base, base of catalog of statusarea of
unreduced elements.
n0 = b0 + 30 : U, index of unreduced column.
b1 = b0 + 32 : cat_szu + nlu_base, base of catalog of saved zeroes
of unreduced columns.
c2 = b0 + 34 : FR, first index of reduced column in datamatic block
b3 = b0 + 36 : LU, last index of unreduced column in datamatic block
b2 = b0 + 38 : FU, first index of unreduced column in ...

Numeric code : 62;

```
begin
  q      := addr - regx;
  w0     := 0;
  reg_x  := 1;
  reg_pre := 2;
  reg_w  := 3;
  if w1 <> 1 then goto illop;
  if w3 <> 3 then goto illop;

  addr := q;
  get word;
  work4 := 8.1000,0000 and oplq; <*bl_fl_bit *>
  work5 := oplq(12:23, 0:11);
  work3 := (8.2000,0000 and work5 <* sign_bit *>) or work4;
  oplq := 8.0000,7777 and oplq;
  store opq;
  oplq := 8.4000,0000 or work3;
  work4 := work4(12:23, 0:11);
  SP16 := work4 or oplq;
  addr := addr - 12; <* b7 *>
  SP17 := addr + 2;
  get word;
  opq := opq + opq;
  work5 := addr - 2; <* c3 *>
  addr := q - 4; <* n11 *>
  store opq;
  work4 := addr + 20; <* c2 *>
  addr := work4 + 4; <* b2 *>
  get word;
  addr := work4 - 4; <* n0 *>
```

NEXT COL:

```
store opq;
work3 := opq;
addr := work5 - 2; <* c4 *>
get word;
if opq <> 0 then
begin <* AUTORED *>
  addr := work5; <* c3 *>
  opq := work3; <* U *>
  store opq;
end;
```

```
addr := work5 - 4; <* b0 *>
get word;
addr := opq + work3; <* addr I1U *>
get word;
CAUSE := opq; <* I1U *>
```

```
addr := work4 - 2; <* b1 *>
get word;
addr := opq + work3; <* addr SZU *>
get word;
work2 := opq + opq;
```

```
addr := work5 + 2; <* b7 *>
get word;
if work2 <= opq then
begin <* SZU*2 <= RMAX+1 *>
```

```
  addr := SP17; <* N2 *>
  opq := work2; <* SZU *>
  store opq;
```

```
if (8.0000,7777 and SP16 <> 0 ) then
begin
  work5 := addr:= work5 + 20; <* b8 *>
  get word;
  addr := opq + work3; <* addr EXP_U *>
  get word;
  addr := work5 - 2; <* n13 *>
  store opq;
end;
```

```
addr := work4; <* c2 *>
get word;
regx := opq; <* FR *>
work3 := SP17; <* n2 *>
```

NEXT REDUCED:

```

get word;
if regx >= opq - 1 then
begin <* R >= SZU - 1 *>
  work5 := opq; <* SZU *>

  addr := addr + 4; <* c0 *>
  get word;
  addr := opq + regx; <* addr I1R *>
  get word;
  regpre := opq; <* I1R *>

  addr := work3 + 2; <* c1 *>
  get word;
  addr := opq + regx; <* addr SZR *>
  get word;
  opq := opq + opq; <* 2 * SZR *>

  if opq < work5 then
  opq := work5 <* SZR := SZU *>;

  work2 := opq;
  addr := work3 - 2; <* b7 *>
  get word;
  if work2 < opq then
  begin <* SZR < (RMAX+1) *>

    work2 := work2 + work2; <* 2*SZR *>
    regpre := regpre + work2; <* addr_B *>
    work5 := regx + regx; <* 2 * R *>
    RTC := CAUSE + work5; <* accu_addr_A *>
    work4 := CAUSE + work2; <* addr_A *>

    addr := addr + 8; <* n11 *>
    get word;
    if work5 >= (RMAX+1)*4 then
    begin
      work5 := work0; <* (RMAX+1)*4 *>
      ILIM := 0; <* full_red := false *>
    end
    else
      ILIM := -1; <* full_red := true *>

    work5 := work5 - work2; <* MAX_R - SZR *>
    if work5 < 0 then work5 := 0;
    work5 := work5 shift (-2); <* repetition_count *>

    opq := 8.7777,0000 and SP16; <* MODUS *>
    gpunit1; <* when called as a procedure gpunit returns to
      the next microprogramstep in stead of next instr *>
    regw := work4; <* addr_A *>
    w0 := work5; <* repetition_count *>
    gpumla1; <* when called as a procedure gpumla returns to the
      next microprogramstep in stead of next instruction *>
    comment at return is w2 = wpre equal to divisor_addr;

```



```

reg_w :=
w0 := w2 - reg_w; < * if DIA then 0 else <> 0 * >

work2 :=
addr := work4 + 12; < * c6 * >

if (8.0000,7777 and SP16) <> 0 then
begin
  get word;
  addr := opq + regx; < * addr EXP_R * >
  get word;
  work3 := opq; < * EXP_R * >
  addr := work2 + 2; < * n13 * >
  get word;
  work3 := work3 + opq; < * EXP_R + EXP_U * >
end
else work3 := 0;

addr := work2 - 2; < * c5 * >
get word;
work4 := opq; < * add_sign * >
addr := addr - 2; < * b5 * >
get word;
work5 := opq; < * tail_disp * >
addr := RTC + opq; < * tail_addr_A * >
get dword;
work2 := signextended(opq(12:23));
if work2 <= -2048 or work2 - work3 <= -2048 then
  work2 := -2048
else
begin
  work2 := work2 - work3;
  opq := opq(0:11) + work4; < * tail, addsign * >
  start dpull;
  addr := RTC; < * head_addr_A * >
  get dword;
  work4 := sign_extend(opq(12:23)) - work3; < * block exp * >
  opq := opq(0:11) con work2(12:23);
  gpuadd entrypoint gpuadd2;
  < * gpuadd returns to next microstep when called as pro-
  cedure in stead of going to next instruction * >
end;
regw := RTC; < * head_addr_A * >

```

```

if ILIM = 0 then
begin <* full_red = false *>
  opq := 0;
  gpu_init_1;
  addr := work5; <* tail_disp_A *>
  gpu str double;
  <* gpu str returns to next microstep when
    called as procedure *>
end
else
<* full_red = true *>
if w0 = 0 then squareroot
else
begin
  addr := regpre; <* div_addr *>
  gpu arm;
  <* gpu arm returns to next microstep when
    called as procedure *>
  addr := 0;
  gpu str;
  <* gpustr returns to next microstep when called
    as procedure *>
end;
work3 := SP17; <* n2 *>

end SZR < (RMAX+1);

end R > SZU - 1;

regx := regx + 2; <* R := R + 2 *>
addr := work3 - 4; <* c3 *>
get word;
if regx <= opq <* R <= LR *> then goto NEXT REDUCED;

work5 := addr;
work4 := work3 + 26; <* c2 *>
end SZU <= (RMAX+1);

addr := work4 + 2; <* b3 *>
get word;
q := opq;
addr := work4 - 4; <* n0 *>
get word;
opq := opq + 2; <* u := u + 2 *>
if opq <= q <* U <= LU *> then goto NEXT COL;

goto next instruction;
end;

```

```

gpusqrt:
comment "wpre,w := sqrt( dwd(addr) )."
-----
The squareroot of the doubleword pointed by the effective
address is taken and the result is stored in wpre,w.
Numeric code: 1;
begin
  procedure sqrt_exception;
  begin
    sqrt_exc :
      reg_pre := oplq;
      reg_w   := opq;
      status  := overflow;
      if floating point exception active then goto
          floating point exception;
  end;
end;

get_dwd;
if -, norm then
begin
  prepare for normalization;
  normalize and round;
  SQR2:
  opq := w;
  oplq := w_pre;
  if -, norm then goto sqrt_ud;
end;

SQR1:
if neg then sqrt_exception;
work5 := opq;
work4 := oplq;

if work5(23) = 1 then oplq := oplq // 2;
oplq := work0 shift (-2);
addr := oplq; < * save radicand * >
regpre := oplq; < * radicand * >

< * linear appr. of sqrt(regpre con reg) as long * >
oplq := 1 949 686 + addr + addr;

CAUSE := oplq; < * iterand * >
wd entrypoint at wdbf after get word;
< * wd returns to next micro when called as procedure * >
< * regw := regpre // work0 * >
reg_w := (reg_w + CAUSE) // 2;
CAUSE :=
oplq := w0; < * itterand * >

```

```

regpre := addr; <* radicand *>
wd entrypoint at wdbf after get word;
<* wd returns to next micro when called as procedure *>
<* regw := regpre // opq *>
reg_w := reg_w + CAUSE;
if overflow then reg_w := reg_w // 2;

oplq := reg_w;
regpre := work4;
regw := work5; <* real radicand *>
work2 := (sign_extended(work5(12:23) + 1) shift (-1));
addr :=
opq := work2(12:23); <* iterand *>
CAUSE := oplq;

fd entrypoint after getdouble2;
<* fd return to next micro when called as a procedure *>
<* regpre con regw := regpre con regw / oplq con opq *>

oplq := CAUSE;
opq := addr; <* iterand *>
fa entrypoint after getdouble2;
<* fa return to next micro when called as procedure *>
<* regpre con regw := regpre con regw + oplq con opq *>

work2 := sign_extended(regw(12:23)) - 1;
reg_w(12:23) := work2(12:23);

end;

gpustop:
comment "stop instruction".
-----
the instruction stops the execution of code and returns a
normal answer to the sender.
Numeric code: 0;
begin
work4 := 0;
work5 := C_TOP - C_LOW + 2;
send answer;
end;

```

```

gpustr:
comment "store accumulator".
-----

```

If addr = 0 then the accumulator is stored in addr regw (single precision) possibly in blockfloating mode decided by MODUS(2) see gpu init.

If addr <> 0 then the accumulator is stored in the addresses regw and (regw+addr) in double floating point mode. The accumulator is unchanged.

```

Numeric code: 61;
begin
  if addr = 0 then
    begin
      gpu_str_single:
        oplq := opq := 0;
        goto gpu_inv_2;
    end;
    gpu_str_double:
      oplq := 0;
      opq := 1 shift 16; <* double round constant *>
      start dpustr;
      addr := addr + regw;
      work5 := regw;
      opq := 8.77770000; <* mask *>
      work4 := 35;
      q := 3;
      W6:
      if interrupt flag then test interrupt;
      if dpu not ready then goto W6;
      work3 := dpuresult1;
      q := dpustatus and q; <* exeptionbits *>
      if q <> 0 then
        begin
          dpu_error;
          goto z_str;
        end;
      oplq := dpuresult0;
      if oplq < 0 then goto z_str;
      start_dpu
      opq := opq and work3; <* frac(24:35) *>
      work3 := signextended(work3(12:23)) - 35; <* exp *>
      if <* exp = *> work3 >= -2048 then
        begin
          opq := opq + work3(12:23); <* frac(24:25) con tail_exp *>
          store dopq;
          addr := work5; <* addr_head *>
          oplq := dpuresult0;
          opq := dpuresult1;
          store dopq;
        end
      else

```

```

<* else if exp < -2048 then *>
begin
  z_str:
  oplq := 0;
  z_str_1:
  opq := 1 shift 11; <* 0.0 *>
  store dopq;
  addr := work5; <* addr head *>
  z_str_2:
  store dopq;
end;
goto next instruction;
end;

```

```

gpusub:
comment "subtract double floating point from accumulator".
-----
If addr = 0 then (the double floating point dwd(regw) con 0.0)
else (the double floating point dwd(regw) con dwd(regw+addr))
is subtracted from the DPU accumulator AR by the sign given
in MODUS (see gpu_init). If MODUS(0) = 0 then positive else
negative sign.
Numeric code: 31;
begin
  work3 := 8.0000,7777;
  goto gpu_add2:
end;

```

```

hl: see (1).
hs: do
jd: <* illegal *> goto illop;
je: <* illegal *> goto illop;

```

```

jl:
comment "jump with link in register".
-----
Transfers control to the instruction pointed by the effective
address. If the W-field is non-zero the link, i.e. the logical
address of the next instruction is assign to the specified re-
gister. References outside codelow and codetop leads to program
exception!
Numeric code: 13;
begin
  getinstruction;
  if W <> 0 then regw := ic;
  ic := addr;
  if code_low <= ic + base < code_top then goto next instruction
  else goto code_violation;
end;

```

```
ks:
comment "key store"
    -----
    used in codedebugging.
    see GPU users manual : gpu_exec.
Numeric code: 51;
comment NO OP;
goto next instruction;

la:  see (1).
ld:  do
lo:  do
ls:  do
lx:  do
nd:  do
ns:  do
re:  <* illegal *> goto illop;
ri:  <* illegal *> goto illop;
rl:  see (1).
rs:  do
rx:  do
se:  do
sh:  do
sl:  do
sn:  do
so:  do
sp:  do
ss:  do
sx:  do
sz:  do
wa:  do
wd:  do
wm:  do
ws:  do
xl:  do
xs:  do
zl:  do
```

Interrupt service, message answer routine and exception routines.

POWER UP will reset the internal registers and clear all interrupts. whereupon the gpu waits on interrupts in the idle loop.

In the IDLE LOOP the GPU will respond on interrupts :

power up	level 1
input from technical panel	level 2
single instruction	level 3
external interrupts	level 8 - 15

The gpu has devicenumber (interruptlevel - 7) * 4.

The address of controller table is
ct = core(8) + devicenumber * 8;

The format of controller table is :

ct + 0 :	channel program address : ch
ct + 2 :	standard status area address : st
ct + 4 :	interrupt destination (host cpu devicenumber)
ct + 6 :	interrupt level (host)

The format of channel program is :

ch + 0 :	operation
ch + 2 :	message area base
ch + 4 :	not used
ch + 6 :	operation = stop
ch + 8 :	not used
ch + 10:	timer in 0.1 msec

The format of message is :

mess + 0 :	next buffer
mess + 2 :	previous buffer
mess + 4 :	receiver or answer type
mess + 6 :	sender
mess + 8 :	(address_code shift 12) + operation shift 8
mess + 10 :	first code (see below)
mess + 12 :	last code

operation = 0 shift 8 : start gpu
operation = 1 shift 8 : stop gpu

first code is also called code_low.
last code is also called code_top.

code execution starts in word (first code + 4).

+++++

The following parts of the processdescription is used :

```
pr_descr + 88 : status
pr_descr + 96 : cpa
pr_descr + 98 : base
pr_descr + 100 : lower write limit
pr_descr + 102 : upper write limit
```

The status will at return contain :

```
st + 0 : ch + (if status ok then 12 else 0)
st + 2 : bytes count
st + 4 : chars count
st + 6 : status;
```

The status bits are :

```
1 < 14 : code address fault <* pic < code_low or code_high < pic
          or code_low < llim or ulim < code_high *>
1 < 15 : integer underflow *)
1 < 16 : integer overflow *)
1 < 17 : floating point underflow **)
1 < 18 : floating point overflow *)
1 < 19 : read/write address fault
1 < 20 : bus error
1 < 21 : time out
1 < 22 : illegal instruction
```

*) controlled by the statusbits of the senders process.
e.g. integer underflow is only active when the senders
process has set the status : integer exception active.

**) in case of floating point underflow the result is set
to floating point zero and no exception is set up.

+++++

```

external interrupt:
comment interruptlevel 8 - 15;
begin
  opq := ((opq - 8) shift 2 + 4) shift 3;
  work1 := word(8) + opq;
  if buserror then goto system fault;
  CT_ADDR := work1;
  opq := word(work1);
  if buserror then goto system fault;
  q := word(q+2);
  work4 := 8.7777 7776;
  if buserror then goto system fault;
  work5 := word(opq) and 8.0000_7400;
  if buserror then goto system fault;
  if work5 = 0 then goto stop;

  addr := q + 10;
  IC := word(addr) and work4;
  if buserror then goto system fault;

  pic := word(addr+2) and work4; < * last_code * >
  if buserror then goto system fault;
  addr := word(addr-4); < * pr_descr * >
  if buserror then goto system fault;

  addr := addr + 96;
  cpa := word(addr);
  if buserror then goto system fault;
  addr := addr + 2;
  base := word(addr);
  if buserror then goto system fault;
  addr := addr + 2;
  llim := word(addr);
  if buserror then goto system fault;
  addr := addr + 2;
  ulim := word(addr);
  if buserror then goto system fault;
  addr := addr - 14;
  cpu_status :=
  status := word(addr);
  if buserror then goto system fault;
  cpustatus := status := status and 8.0300_0000;
  < * take integer and floating point exception active bits * >
  pic := pic + base;
  code_top := pic;
  code_low := IC + base;
  if code_top > ulim or code_low < llim then goto code violation;
  ic := ic + 4;
  pic := pic + 4;
  get instruction;
  goto next instruction;
end;

```

```

stop:
    status := 8.1000_0000;
sendl:
    work5 := pic - code_low;

send answer:
comment set the result and cause in message. set the result and
    cause in status area and goto idle loop;
begin
comment set status and goto idle;
    q := CT_ADDR;
    opq := word(q);
    if bus_error then system fault;
    q := q + 2;
    addr := word(q) + 2; <* status addr + 2 *>
    if buserror then goto system fault;
    word(addr) := work5; <* bytes count *>
    if buserror then goto system fault;
    work3 := work5;
    word(addr+4) := work4; <* status *>
    if buserror then goto system fault;
    work3 := work3 // 2;
    word(addr+2) := work3 + work5; <* chars count *>
    if buserror then system fault;
    word(addr-2) := opq + 12;
    if buserror then system fault;
    data_out := word(q+4);
    if buserror then goto system fault;
    data_in := word(q+2); <* CT + 4 : CPU_ADDR *>
    if buserror then goto system fault;
    word(data_in) := data_out; <* interrupt cpu *>
    if buserror then goto system fault;
    clear code_limits;
    goto idle loop;
end;

```

```
floating point exception:
comment set result and cause;
begin
  work4 := 8.0040_0000;
  fl_exc_1:
  if overflow then work4 := work4 * 2;
  goto send1;
end;

integer exception:
begin
  work4 := 8.0010_0000;
  goto fl_exc_1;
end;

operand error:
comment buserror. set status;
begin
  status := status and 8.77770010;
  if busparity then status := status + 8.00000004;
  if busnack then status := status + 8.00000001;
  if bustimeout then status := status + 8.00000002;
  work4 := 8.0400_0000;
  goto send1;
end;

program exception:
comment write limit violation;
begin
  work4 := 8.0200_0000;
  goto send1;
end;

code violation:
begin
  work4 := 8.0004_0000;
  goto send1;
end;

illop:
comment illegal operation. word(ic) is given in cause;
begin
  work4 := 8.2000_0000;
  if buserror then goto system fault;
  goto send1;
end;

system fault:
goto idle;
```

Reference Manual

for

DPU

K. Engsager

Geodætisk Institut

1983

Basic Hardware.

The FPU 801 unit from RC COMPUTER A/S is used as basic hardware.
Se 1, 2, 3.

Modifications.

Some few modifications has been made to facilitate the microprogram of doublefloatingpoint precision.

I) Bit 35 of the microinstruction is used as an addressbit in connection with the usual bits 27:31 for addressing the 16 ALU-registers. The addressing is done in 4 groups of each 4 registers. Bit 35 con bit 29 give the groupnumber (0:3). Bit 30:31 give the index 0:3 of RAMA register in the named group. Bit 27:28 give the index 0:3 of RAMB register in the named group. Se table 1.

II) The functionfield has no decrementcontrol (originally bit 35).

III) The functionfield has a changed workingarea as follows :
bit 35 work on alu0 (bit 0:4)
bit 46 work on alu 3-9 (bit 12:39)

Se table 2 and 3.

IV) Bit 40 of the sumregister in the 8 * 40 multiplier is not connected to the carrybit of the RAM-shifter when moving the bits 0:39 to the sourcebus. The hardware is used to take the carry in long shifts.

Table 1

REG no	Assembler name	bitno 35 29	Reference name	Register used bits	group
0	A0	0 0	IFRH)_(IFR : intermedi-	0 : 39	A
1	A1	0 0	IFRT)_(ate fraction	0 : 39	A
2	A2	0 0	AFRH)_(AFR : accumulator	0 : 39	A
3	A3	0 0	AFRT)_(fraction	0 : 39	A
4	B0	0 1	IEX intermediate exponent	0 : 12	B
5	B1	0 1	AEX accumulator exponent	0 : 12	B
6	B2	0 1	MRE multiplicatorexponent	0 : 12	B
7	B3	0 1	DIA (= IEX - AEX mostly)	0 : 12	B
8	C0	1 0	MRF multiplier fraction	0 : 35	C
9	C1	1 0	H1 workregister	3 : 10	C
10	C2	1 0	H2 workregister	3 : 10	C
11	C3	1 0	H3 workregister	3 : 10	C
12	D0	1 1	MODUS, B16	0:7, 8:15	D
13	D1	1 1	K72, exp.dif.control	0 : 12	D
14	D2	1 1	block exponent	0 : 12	D
15	D3	1 1	WRKMODUS	0 : 6	D

MICROPROGRAM	46 I 5 3-9 45 I 5 0 44 I 0 3-8 43 I 2 3-8 42 I 0 0-2,9 41 I 1 0-9 40 I 2 0-2,9 39 CARRY 2 38 CARRY 9 37 I 3 0-9 36 I 4 0-9	(36:46) FUNCTION	DESCRIPTION DPU G.I.
LOADF	00	0174	BUS (0:39)
LOADE	00	0177	BUS (Y:11), BUS (0:3,12:39) ^ 0
SUB Q A	01	1400	Q-RAM
PAS Q	11	3040	Q-Q (C-Q)
NEG Q	10	2440	Q-Q (C-Q)
ADD Q A	00	0000	Q+RAM
ADD	00	0024	RAM + RAM
PAS A	11	3110	RAM (C-A)
ADD E	00	0130	RAM (0:11) + BUS (0:11)
PAS	11	3174	BUS (0:39)
LOAD I	00	0175	BUS (0:11), BUS (12-39) ^ 0
NEG A	10	2570	-RAM
SUB	10	2424	RAM ₀ - RAM ₀
CLEAR	10	2424	0 = RAM - RAM
SUB E	01	1530	RAM - (BUS(0:11), 0(12:35), BUS(36:39))
ISUB	01	1424	RAM ₀ - RAM ₀
SUB AQ	10	2400	RAM - Q
INC A	00	0311	RAM + 1B11
ISUBE	10	2530	(BUS(0:11), 0(12:35), BUS(36:39)) - RAM
INC R	00	0510	RAM + 1B39
OR	11	3024	RAM ₀ v RAM ₀
ADD I	01	0424	RAM + RAM + 1
ISUB I	00	1024	RAM ₀ - RAM ₀ - 1

table 2

DPU G.I.

MICROPROGRAM FUNCTION FIELD

MIC	CARRY	SOURCE			FUNCTION			DESCRIPTION		
		ALU 0-2,9	ALU 3-8	ALU 0	ALU 1-2	ALU 3-9	ALU 0	ALU 1-2	ALU 3-8	ALU 9
FNC BIT:	9 2 38 39	40 41 42	43 41 44	45 36 37	Z 36 37	46 36 37				
LOADF	0 0	1 1 1	1 1 1	0 0 0	0 0 0	0 0 0		D + Z	D + Z	D + Z
LOADE	0 0	1 1 1	1 1 1	1 0 0	0 0 0	1 0 0		D + Z	D AND Z	D AND Z
SUBQA	1 0	0 0 0	0 0 0	0 0 1	0 0 1	0 0 1		Q - A	Q - A	Q - A
PAS.Q	0 0	0 1 0	0 1 0	0 1 1	0 1 1	0 1 1		Z OR Q	Z OR Q	Z OR Q
ADDQA	0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0		A + Q	A + Q	A + Q
ADD	0 0	0 0 1	0 0 1	0 0 0	0 0 0	0 0 0		A + B	A + B	A + B
PAS.A	0 0	1 0 0	1 0 0	0 1 1	0 1 1	0 1 1		Z OR A	Z OR A	Z OR A
ADD.E	0 0	1 0 1	1 0 1	0 0 0	0 0 0	0 0 0		D + A	Z + A	D + A
PAS	0 0	1 1 1	1 1 1	0 1 1	0 1 1	0 1 1		D OR Z	D OR Z	D OR Z
LOADI	0 0	1 1 1	1 1 1	0 0 0	0 0 0	1 0 0		D + Z	D AND Z	D AND Z
NEG.A	1 0	1 0 0	1 0 0	0 1 0	0 1 0	0 1 0		Z - A	Z - A	Z - A
SUB	1 0	0 0 1	0 0 1	0 1 0	0 1 0	0 1 0		A - B	A - B	A - B
CLEAR	1 0	0 0 1	0 0 1	0 1 0	0 1 0	0 1 0		A - A	A - A	A - A
SUB.F	1 0	1 0 1	1 0 1	0 0 1	0 0 1	0 0 1		A - D	A - D	A - D
ISUB	1 0	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1		B - A	B - A	B - A
SUBQA	1 0	0 0 0	0 0 0	0 1 0	0 1 0	0 1 0		A - Q	A - Q	A - Q
INC.A	0 1	1 0 0	1 0 0	0 0 0	0 0 0	1 0 0		A + Z + 1	A AND Z	A AND Z
ISUBF	1 0	1 0 1	1 0 1	0 1 0	0 1 0	0 1 0		D - A	D - A	D - A
INC.R	1 0	1 0 0	1 0 0	0 0 0	0 0 0	0 0 0		A + Z	A + Z	A + Z + 1
OR	0 0	0 0 1	0 0 1	0 1 1	0 1 1	0 1 1		A OR B	A OR B	A OR B
NEG.Q	1 0	0 1 0	0 1 0	0 1 0	0 1 0	0 1 0		Z - Q	Z - Q	Z - Q
ADDI	1 0	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1		A + B	A + B	A + B + 1
ISUBI	0 0	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1		B - A	B - A	B - A - 1

Microprogram function field

Table 3.

Description of the microprogram and format of the registers.

The single precision floatingpoint numbers is the usual RC 8000 floatingpoint numbers.

The double precision floatingpoint number consists of two single floatingpoint numbers, where the least significant number is positive and unnormalized with an exponent equal the most significant exponent minus thirtyfive.

Double floating = FHEAD + FTAIL,
 where FHEAD and FTAIL is the usual floating point numbers,
 where FTAILexp = FHEADexp - 35 and FTAILfrac \geq 0.

In the DPU the double precision floatingpoint numbers are stored in IR and AR as given by example IR :

IFR(0:70) = FHEAD(0:35) con FTAIL(1:35)
 IEX(0:12) = FHEADexp(0) con FHEADexp(0:11)
 IFRH(0:39) = IFR(0:39)
 IFRT(0:30) = IFR(40:70)

NOTE : the two signs of the exponent.

---- the leftpositioning and compact notation of fraction there is 9 guardingciffersbits IFRT(31:39), which allows to add the unnormalized product to the accumulator because normalising of the product claims 0 - 2 leftshifts.

The MODUS register contain information used during the execution of the microprogram :

MODUS bit	used in	value
!	!	!
= 0	= 0	= 1
0	! init	! AR unchanged ! AR := 0
1	! long load ! ! mult add !	! add ! ! sub !
2	! long load ! ! shortload ! ! str ! ! inv !	! normalizing ! ! blockfloating ! ! mode ! ! mode *

* blockfloating store only in singlestore.

Blockfloating mode.

----- When MODUS(2) = 1 then is the dpu operating in blockfloating mode, which is a kind of fixedpoint arithmetic. All numbers have an exponent equal to the blockexponent (or greater) and the fraction may not be normalized.

Examples: MODUS(2) = 1, blockexponent = 1

 -1 is FR = 6000.0000, exp = 1, (octal)
 -2 is FR = 4000.0000, exp = 1
 -4 is FR = 4000.0000, exp = 2
 -0.5 is FR = 7000.0000, exp = 1
 +1 is FR = 2000.0000, exp = 1
 +2 is FR = 2000.0000, exp = 2
 +0.5 is FR = 1000.0000, exp = 1
 +0.25 is FR = 0400.0000, exp = 1

In blockfloating mode there will be no normalizationshifts after an addition and all the storing operations will store a number where the exponent is equal or greater than the blockexponent and the fraction may be unnormalized.

DPU instructions

 In the wait on next start operation the workmodus is loadet :
 WRKMODUS(0:10) = MODUS(1:11)

INIT :

---- The modus and zeroexponent register is loaded. The MODUS register too contain the constant 1B16.
 If the clearbit is set then AFR is set zero and AEX is loaded with the zeroexponent.

SHORT LOAD :

----- The registers Y, MRF and MRE are loaded.
 goto multiply.

MULTIPLY AR :

----- AR is multiplied by the constant input and the result is stored in AR.

LONG LOAD :

----- If the exponent of the tail is not zero then the sign of wrkMODUS is changed i.e. WRKMODUS(0) := -, WRKMODUS(0), which is the original MODUS-bit 1 the function is : add becomes sub, - and sub becomes add. IFRT is shifted fourtimes into IFRH. Then the headfraction is added to IFRH and IEX is loaded.

After this a jump is made to the alignment routine.

MULTIPLY and ADD/SUB :

----- The input number is multiplied by MR and a jump is made to the alignment routine. See fig. 1.

The multiplication is described below :

```

H1          :=
X(0:35)     := IN(0:35);
IEX(0:12)   := IN(36) con IN(36:47);
MULT        := Y * X(32:39);  IEX := IEX + MRE;
MULT        := Y * X(24:31);  SUM := MULT;      MRE := IEX;
if IEX-over/underflow then goto mla_exception;
RTN:
SUM          := MULT + SUM;    MRE := MRE - AEX;
MULT        := Y * X(16:23);  H3 := 0 ext 3 con SUM(40:47);
SUM          := MULT + SUM;
MULT        := Y * X(8:15);   H2 := 0 ext 3 con SUM(40:47);
SUM          := MULT + SUM;    ALU := H1 + H1; <*test -1 frac*>
H1           := 0 ext 3 con SUM(40:47);
if zero then goto neg_mr;
MULT        := Y * X(0:7);    X := 1B16;
SUM          := MULT + SUM;    Y := H3 * 2;
IFRT         := SUM(37:47); con 0;
IFRH         := SUM(1:39) con 0;
MULT        := Y * X(8:15);   Y := H2 * 2;
MULT        := Y * X(8:15);   SUM := MULT;      Y := H1 * 2;
MULT        := Y * X(8:15);   SUM := MULT + SUM; Y := IFRT * 2;
MULT        := Y * X(8:15);   SUM := MULT + SUM; DIA := MRE*2;
SUM          := MULT + SUM;
IFRT         := SUM(3:39); comment SUM(34:39) == 0;
IFRH         := IFRH(0:38) con SUM(2);
goto alignment;

```

mla_exception :

```

SUM          := SUM + MULT;    MRE := MRE - 2;
MULT        := Y * X(32:39);  ALU := MRE;
if neg then goto next; <* i.e. underflow *>
MULT        := Y * X(24:31);  SUM := MULT;      MRE := IEX;
goto (if -, norm then RTN else exception);

```

neg_mr :

```

<* change add_sign of work_modus and goto alignment *>
IFRH         := MRF;
WRKMODUS(0) := -, WRKMODUS(0);
IFRT         := 0;
DIA          := (IEX - AEX) * 2;
goto alignment;

```

Concatenation scheme for multiplication of two 36-bit fractions to a 72-bit fraction




fig. 1.

INVERSION :

----- The input single precision floatingpoint number is inverted. The single precision result is output and store in MR; the GPU has tested for zero and minus one. AR is unchanged!

Following the description page 16 in (3) the function is :

```

Y := MRF := IN(0:35);
IEX := IN(36) con IN(36:47);      X := R(Y(0:11));
if Y < 0 then
begin
  Y := - MRF;
  X := R(Y(0:11));      IFRT := 0;
  if ALU(0) = 1 then
  begin
    IEX := IEX // 2;
    IEX := -IEX;
    goto test_exp;
  end;
end;

IFRT := 1B0;
MULT := Y * X(8:15);  comment  -0.5 > R = X >= -1 + 2**(-11);
MULT := Y * X(0:7);   SUM := MULT;
SUM := MULT + SUM;
IFRH := SUM(1:40);  comment  -0.5 <= A1 < -0.5 + 2**(-11);
Y := IFRT - IFRH;   IFRH := -2 * IFRH;
MULT := Y * X(8:15);  IEX := IEX // 2;
MULT := Y * X(0:7);   SUM := MULT;      IEX := -IEX;
SUM := MULT + SUM;    X := IFRH;
IFRH := SUM(1:40);  comment  0.5 < 2*B2 <= 1+2**(-11);
MULT := Y * X(32:39);
MULT := Y * X(24:31);  SUM := MULT;
MULT := Y * X(16:23);  SUM := MULT + SUM;
MULT := Y * X(8:15);   SUM := MULT + SUM;
MULT := Y * X(0:7);   SUM := MULT + SUM;
SUM := MULT + SUM;    X := 2 * IFRH;
IFRH := SUM(1:40);  comment  0.5-2**(-20) < A2 <= 0.5;
Y := IFRT - IFRH;
MULT := Y * X(32:39);
MULT := Y * X(24:31);  SUM := MULT;      IFRT := 0;
MULT := Y * X(16:23);  SUM := MULT + SUM;  DIA := 0;
MULT := Y * X(8:15);   SUM := MULT + SUM;  DIA := 1B11;
MULT := Y * X(0:7);   SUM := MULT + SUM;  IEX := IEX + DIA;
SUM := MULT + SUM;    DIA := DIA // 2;
IFRH := SUM(1:40);  comment  .125 < B3 < .25+2**(-12)+delta;
if MRF < 0 then IFRH := -IFRH;  comment  delta is smal;
test_exp:
normalize IFRH and adjust IEX accordingly;
round;
if expo_under/overflow then goto single_ou_flow;
MRF := Y_out := IFRH;
expoout := 2 * MRE;
goto next;

```

STORE the accumulator :

----- The accumulator AR is unchanged ! The content of AR is moved to IR. IR is rounded and normalized. If the input number is not zero a double floating point result is output the number input is the round constant 1B31. IF the input number is zero a single floating point result is output and stored in MR.

Alignment subroutine :

----- The routine is working on AR and IR. The least significant number is shifted right until IEX = AEX. If the exponent difference is greater than 72 there will be no shifts, but the least significant number is set to zero. Dependend on the sign of WRKMODUS = MODUS(1) (see note under LONG LOAD) the IR is added to or subtracted from AR. AR is rounded and a jump is made to wait next operation.

Execution times.

SHORT LOAD : 0.64 us

INIT : 0.64 us by clear add 0.64 us

LONG LOAD : min 3.04 us (when addend << AR)
 max 55.84 us
 mean 11 us
 or $\langle 5.44 - 6.56 \rangle + 0.32 * \text{normshifts}$
 or $\langle 6.24 - 7.68 \rangle$
 $+ 0.16 * \text{alignshifts} + 0.32 * \text{normshifts}$,
 where $0 < \text{alignshifts} < 73$ and $0 < \text{normshifts} < 81$

MULTIPLY : 1.44 us + time(LONG LOAD)
 min 4.48 us
 max 57.28 us
 mean 12.50 us

INVERSION : min 7.52 us
 max 8.96 us
 by negative divisor add (min 0.16 us max 0.96 us)

STORE DOUBLE : min 7.52 us
 max 4.00 us
 when unnormalized add $0.48 * \text{prenormshifts}$ us

STORE SINGLE : min 2.24 us
 max 2.72 us
 when unnormalized add $0.48 \text{ us} * \text{prenormshifts}$

Synchronizations.

LONG LOAD : The input register is free 0.80 us after the tailload.
 The microprogram will start waiting the headpart after
 1.60 us (+ 0.16 by signshift on MODUS).

STORE DOUBLE : The output register is loaded by headpart when
 0.48 us elapsed since the tailpart was loaded.

References :

-
- | | |
|----------------------------------|---------------------|
| (1) FPU 801 General Information, | RCSL.no. 30 M - 252 |
| (2) FPU 801 Technical Manual, | RCSL.no. 30 M - 253 |
| (3) FPU 801 Microprogram Manual, | RCSL.no. 30 M - 254 |
- All from RC Computer, Denmark

Appendix 1.

Listing of GPU microprogram :

Macrodefinitions	42
GPU microprograms	71
GPU address table	187

```

0001 .MAIN DOMUS MACRO ASSEMBLER REV C2.00
01 ;*****
02 ;*****
03 ;MACRO FOR GENERATION OF ARITHMETIC-LOGIC MICROINSTRUCTIONS
04 ;*****
05 ;*****
06
07 .XPNG
08 .NOMA 1
09
10
11
12 ; MACRO FILL
13 ;
14 ; THE MACRO IS STORING ONES UNTIL 'LOCATION'
15 ;
16 ; MACRO CALL:
17 ;
18 ; FILL 'LOCATION'
19 ;
20
21 .MACRO FILL
22 .IFG #/3-#1
23 .SEGMENT TOO LONG
24 .ENDC
25 .DO #1*3--
26 .-1
27 .ENDC
28
29 %
30

```

10002 MAIN

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
;
;
;
;
; THE MACRO XVFD GENERATE A NEW MACRO NAMED AS
; THE FIRST ARGUMENT IN THE CALL TO XVFD. SUBSEQUENT USE
; OF THE NAME GIVEN IN THE XVFD CALL GENERATES 3 16-BIT
; STORAGE WORDS HAVING PRIMARY VALUES TO WHICH FIELDS
; ARE ASSEMBLED AS DESCRIBED IN THE CALL TO XVFD.
; THE CALL IS OF THE FORM:
;
; XVFD NAME PRIMARY_VALUE_WORD0 PRIMARY_VALUE_WORD1
; PRIMARY_VALUE_WORD2 FIELD(1)_RIGHT_BIT FIELD(1)_LENGTH
; .....FIELD(I)_RIGHT_BIT FIELD(I)_LENGTH
;
; THE 5TH,7TH,.. ARGUMENT SPECIFY THE RIGHTMOST BIT
; POSITION OF THE 1ST,2ND,.. FIELDS. THE 6TH,8TH,.. ARGUMENT
; SPECIFY THE FIELD LENGTHS FOR THE 1ST,2ND,.. FIELDS.
; TO ASSEMBLE THE FIELDS IN THE PROPER BIT POSITIONS
; A CALL IS MADE OF THE FORM:
;
; NAME FIELD(1) FIELD(2) ... FIELD(I)
;
; IF FIELD(I) IS OMITED IS IT POSSIBLE TO

```

780706/FK.

```

!CCCC .MAIN
01 ;SPECIFY A DEFAULT AKTION IN XVFD.
02 ;
03 ;THE CALL XVFD NAME GENERAE A AUXILIARY VARIABLE:
04 ;NAME. WHICH CONTAIN THE NUMBER OF FIELDS. THIS
05 ;DEMAND THAT NAME CONSIST OF MAX. 4 CHARACTERS.
06 ;
07 000000 I=0
08 000001 J=1
09 000000 K=C
10 000000 MASK=0
11 000000 DATA=0
12 000000 VALU1=0
13 000000 VALU2=0
14 000000 VALU3=0
15
16
17 .MACRO XVFD
18 I=5
19 .DO .PASS
20 .MACRO *1
21 VALU1=*2
22 VALU2=*3
23 VALU3=*4
24 J=*1
25 .ENDC
26
27 .DO .ARGCT/2-2
28 I=I+1
29 .MACRO *1
30 .IFN ' '*J' <> ''
31 .PASS
32 MASK=(=1)B(15,=*I&15.)
33 MASK=(=MASK-1)
34 .ENDC
35
36 I=I-1
37 .DO
38 .MACRO *1
39 .PASS
40 DATA=*J
41 MASK=(MASK)B(*I&15.)
42 DATA=(DATA)B(*I&15.)
43 .ENDC
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```

```

100C4 .MAIN
31 .IFE %I/16. ;IF FIELD IN 1.WORD THEN
32 .MACRO %1
33 .DO .PASS
34 VALU1=(VALU18(=MASK-1))+DATA
35 .ENDC
36 _%
37 .ENDC
38
39 .IFE %I/16.-1 ;IF FIELD IN 2.WORD THEN
40 .MACRO %1
41 .DO .PASS
42 VALU2=(VALU28(=MASK-1))+DATA
43 .ENDC
44 _%
45 .ENDC
46
47 .IFE %I/16.-2 ;IF FIELD IN 3.WORD THEN
48 .MACRO %1
49 .DO .PASS
50 VALU3=(VALU38(=MASK-1))+DATA
51 .ENDC
52 _%
53 .ENDC
54
55 K=I+1
56 MASK=1-%K
57 .IFL (%I&15.+MASK) ;IF FIELD>THE REST BIT
58 ; IN THE WORD THEN
59 .MACRO %1
60 .PASS
61 DATA=%J
62 MASK=(%1)B(16.-(%K-%I&15.))
63 MASK=-MASK-1
64 .DC 1+%I&15.
65 DATA=DATA/2
66 .ENDC
67
68 .DO
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87

```

```

100C5 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23

    ;IF FIELD IN 1. WORD THEN
    .IFE %I/16.-=1
    .MACRO %1
    .DO .PASS
    VALU1=(VALU1&(-MASK=1))+DATA
    .ENDC
    --X

    .ENDC
    .IFE %I/16.-=2
    .MACRO %1
    .DO .PASS
    VALU2=(VALU2&(-MASK=1))+DATA
    .ENDC
    --X

    .ENDC
    .ENDC
    .MACRO %1
    .ENDC
    --X

    I=I+2
    .MACRO %1
    J=J+1
    --X

```

:CUCU
AIN

01
02
03
04
05
06
07
08
09
10
11
12
13

.ENDC

++
++
++
-x
x

.MACRO 1
**NOMAC 0
VALU1
VALU2
VALU3
**NOMAC 1
;END .DO ARGCT/2-2.

!CCCC7 . . -IN

```

;*****
;
;MACRO FOR GENERATION OF JUMP MICROINSTRUCTIONS
;
;*****

```

780706/FK

USE:

```

;AS XVF, EXCEPT THE LAST BUT ONE PARAMETER IS DIVIDED BY 3.
;

```

```

.MACRO AVFD
I=5
.DO
.MACRO P1
.PASS
VALU1=2
VALU2=3
VALU3=4
J=1

```

.ENDC

```

P1=ARGCT/2-2 ;P1:=THE NUMBER OF FIELDS.

```

```

.DO ARGCT/2-2
I=I+1

```

```

.DO
.MACRO P1
.IFN 'P1'<'>'
.PASS
MASK=(-1)B(15,-P1&15.)
MASK=(-MASK-1)

```

.ENDC

-X

C1
C2
C3
C4
C5
C6
C7
C8
C9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35


```

10000 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

I=I-1
.DO
.MACRO *1
.PASS
DATA=_*J
-IFN J=*1.-1
DATA=_*J/3
.ENDC
MASK=(MASK)B(*I&15.)
DATA=(DATA)B(*I&15.)

.ENDC
_*

-IF *I/16.
.MACRO *1
VALUE1=(VALUE1&(-MASK-1))+DATA
.ENDC
;END
;IF FIELD IN 1.WORD THEN

-IF *I/16.-1
.MACRO *1
VALUE2=(VALUE2&(-MASK-1))+DATA
.ENDC
;END
;IF FIELD IN 2.WORD THEN

-IF *I/16.-2
.MACRO *1
VALUE3=(VALUE3&(-MASK-1))+DATA
.ENDC
;END
;IF FIELD IN 3.WORD THEN

```

100C9 .MAIN

```
01 K=I+1
02 MASK=1-#K
03 .IFL (#I&15.+MASK) ;IF FIELD>THE REST BIT
04 ; IN THE WORD THEN
05
06 .MACRO #1
07 .PASS
08 DATA=#J
09 MASK=(-1)B(16.-(#K-#I&15.))
10 MASK=-MASK-1
11 .IFN J=#1.-1
12 DATA=#J/3
13 .ENDC
14 .DC 1+I&15.
15 DATA=DATA/2
16 .ENDC
17
18 .ENDC
19
20 .DO .PASS
21 VALU1=(VALU1&(-MASK-1))+DATA
22
23 .ENDC
24
25 .ENDC
26
27 .DO .PASS
28 VALU2=(VALU2&(-MASK-1))+DATA
29
30 .ENDC
31
32 .ENDC
33
34 .ENDC
35
```

10010 .MAIN

-X

I=I+2

.MACRO *1

J=J+1

.ENDC

;END .DO ARGCT/2-2.

.MACRO *1

** .NOMAC 0

VALU1

VALU2

VALU3

** .NOMA 1

++

++

++

-X

X

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18

791129 AAJ/LBJ

!0011 .MAIN

;DEFINITION OF MICROINSTRUCTION PARAMETERS

;ALU FUNCTION AND CARRY,MIR(13:17)

000000	ADD=0	;R+S
000001	ADDO=1	;R+S+1
000002	ADDC=2	;R+S+C
000003	ADDX=3	;R+S+ADDCOND
000004	SUN=4	;R+S=1
000005	SUNO=5	;R+S
000006	SUNC=6	;R+S=1+C
000007	SUNX=7	;R+S=1+ADDCOND
000010	SUB=10	;R-S=1
000011	SUBO=11	;R-S
000012	SUBC=12	;R-S=1+C
000013	SUBX=13	;R-S=1+ADDCOND
000014	OR=14	;R OR S
000020	AND=20	;R AND S
000024	CAND=24	;R AND S
000030	EXOR=30	;R EXOR S
000034	EXNOR=34	;-(R EXOR S)

;GENERAL REGISTER ADDRESSES,MIR(28:31) AND MIR(32:35)

000000	W0=0
000001	W1=1
000002	W2=2
000003	W3=3
000004	STAT=4
000005	IC=5
000006	CAUSE=6
000007	SB=7
000010	PC=10
000011	CNTR=11
000012	WRK0=12
000013	WRK1=13
000014	WRK2=14
000015	WRK3=15
000016	WRK4=16
000017	WRK5=17

;INSTR. COUNTER FOR LOGICAL ADDRESS

;INSTR. COUNTER FOR ABSOLUTE ADDRESS
;WORKS IN CONJUNCTION WITH CONTR. OUTP. REG.

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

```

10012 .MAIN
01 ;INDIRECT ADDRESSING OF GENERAL REGISTERS
02 ;
03 ; THE FIRST 4 WORDS OF THE B-PART OF THE GENERAL REGISTERS
04 ; CAN ONLY BE INDIRECTLY ADDRESSED
05
06 W=0 ;GRB ADDR=W-FIELD OF INSTR REG
07 WPRE=1 ;GRB ADDR=W-PRE OF INSTR REG
08 X=2 ;GRB ADDR=X-FIELD OF INSTR REG
09 GRX=3 ;GRB ADDR=I/OADDR(21:22)
10
11
12 ;SCRATCHPAD ADDRESSES, MIR(24:27)
13
14 CPA=0 ;COMMON PROTECTED AREA LIMIT
15 BASE=1
16 LLIM=2 ;LOWER LIMIT
17 ULIM=3 ;UPPER LIMIT
18 MESS=4 ;MESSAGEADDRESS
19 CLOW=5 ;CODE LOW
20 CTOP=6 ;CODE TOP
21 CTADDR=7 ; CONTROLLER_TABLE ADDRESS
22 RTC=10 ;REAL TIME CLOCK
23 C2=11 ;CONSTANT 00000002
24 M2=12 ;CONSTANT 00000003
25 M8=13 ;CONSTANT 00000377
26 M12=14 ;CONSTANT 00007777
27 ILIM=15 ;INTERRUPT LIMIT
28 SP16=16
29 SP17=17
30
31
32 ;SOURCE REGISTER ADDRESSES, MIR(24:27)
33
34 IMOP=0 ;IMMEDIATE OPERAND
35 SEXT=1 ;SIGN EXTENSION
36 HWEXC=2 ;HALF WORD EXCHANGE
37 DATI=3 ;DATA IN
38 ILEV=4 ;INTERRUPT LEVEL
39 TPIN=5 ;TCP DATA IN
40 FPURO=14 ; FPU RESULT FRACTION(0:23)
41 FPUR1=15 ; FRACTION(24:35) CON EXP(0:11)
42 FPUST=16 ; EXCEPTION(22:23)

```

```

10013 .MAIN
01 ;DESTINATION REGISTER ADDRESSES AND I/O CONTROL, MIR(18:23)
02 ;
03 ADDRESSING OF THE I/O ADDR REG STARTS AN I/O OPERATION
04 ;
05 ;O=NO LOAD
06 ;CPU STATUS
07 ;I/O READ
08 ;I/O READ WITH PROTECTION
09 ;I/O WRITE
10 ;I/O WRITE WITH PROTECTION
11 ;DATA OUT
12 ;CONTROL OUTPUT REGISTER
13 ;TCP DATA OUT
14 ;INSTRUCTION REGISTER
15 ;MICRO INDEX REGISTER
16 ;INTERRUPT REGISTER
17 ;CPUBUS CONTROL REGISTER
18 ;FPU OPERAND(0:23)
19 ;FPU OPERAND(24:47)
20 ;FPU OPERAND(24:47) + COMMAND
21 ; " "
22 ; " "
23 ; " "
24 ; " "
25 ; " "
26 ;
27 ;
28 ;JUMP CONDITION CONTROL, MIR(18)
29 ;
30 F=0 ;THE COMPLEMENTED VALUE OF THE COND. IS SELECTED
31 T=1 ;THE TRUE VALUE OF THE COND. IS SELECTED
32
33

```

```

10014 MAIN
01 ;JUMP CONDITIONS, MIR(19:23)
02
03 FALSE=0
04 NNEG=1
05 NZ=2
06 OVFL=3
07 CARRY=4
08 NORM=5
09
10
11
12 MMODE=10
13 EMODE=11
14 AFAM=12
15 AFESC=13
16 IMSK=14
17 FPMSK=15
18 INDIR=16
19 LINK=17
20 NMADR=20
21 NWADR=21
22 ODD=22
23 FPUNR=23
24 BERR=24
25 BTIM=25
26 BNACK=26
27 BPAR=27
28
29 INTR=30
30 NTPIN=31
31 TPACK=32
32 RSTRT=33
33 SHORT=34
34 TSTON=35
35 PLOW=36
36
37
38
39 ;SHIFT-IN CONTROL, MIR(24:25)
40
41 Z=0
42 LNK=1
43 ADC=2
44 SGN=2
45
;THIS CONDITION IS ALWAYS FALSE
;RESULT=>0
;RESULT<>0
;ARITHMETIC OVERFLOW
;ARITHMETIC CARRY
;RES(0)<>RES(1)
;
;
;MONITOR MODE
;ESCAPE MODE
;AFTER AM
;AFTER ESCAPE
;INTEGER MASK
;FLOATING POINT MASK
;INDIRECT ADDRESSING, IR(9)
;W-FIELD<>0
;NOT MEMORY ADDRESS, ADDR<8
;NOT W-REG ADDRESS, O>ADDR>=8
;ADDR(23)=1
;NOT CPUBUS UNIT READY
;BUS ERROR
;BUS TIME OUT
;BUS NACK
;BUS PARITY ERROR
;INTERRUPT
;NOT TCP INPUT READY
;TCP OUTPUT ACK
;RESTART ENABLE
;TEST MODE SWITCH IN POSITION 'SHORT'
;TEST SWITCH IN POSITION 'ON'
;POWER LOW (PINT)
;
;ZERO
;SHIFT LINK
;ADDCOND, LEFT SHIFTS ONLY
;SIGN EXTENSION, RIGHT SHIFTS ONLY
;3 IS UNUSED

```

```

10015 .MAIN
01      ;TEST CONTROL, MIR(26:27)
02
03      NL=0      ;NO LOAD
04      MC=1      ;ADDCOND:=MULTIPLY CONDITION
05      DC=2      ;ADDCOND:=DIVIDE CONDITION
06      DVS=3     ;DIVSIGN:=RESULT(0)
07
08
09      ;SEQUENCE CONTROL, MIR(1:3)
10
11      CONT=0
12      CRTN=1    ;CONTINUE
13      PUSH=2    ;CONDITIONAL SUBROUTINE RETURN
14      POP=3     ;PUSH AND CONTINUE
15      RTN=4     ;POP AND CONTINUE
16      LRTN=5    ;SUBROUTINE RETURN
17      ADDR=6    ;LOOP RETURN, CONDITIONAL
18      EXEC=7    ;CALL ADDRESS CALCULATION
                ;CALL INSTRUCTION EXECUTION

```


10016 .MAIN

```

*****
;DEFINITION OF MICROINSTRUCTIONS
*****

```

```

;FORMAT 0: LOAD IMMEDIATE OPERAND REGISTER

```

```

; LDIM OCTAL NO.,OCTAL NO. NEXT
XVFD LDIM C,2000,0,35.,12.,47.,12.,15.,3

```

```

;FORMAT 1: ARITHMETIC-LOGIC MICROINSTRUCTIONS WITH SCRATCHPAD DESTINATION
*****

```

```

;LOAD SCRATCHPAD

```

```

; AQS ALUFUNC GRA,SP NEXT
; ABS ALUFUNC GRA,GRB,SP NEXT
; ZQS ALUFUNC SP NEXT
; ZBS ALUFUNC GRB,SP NEXT
; ZAS ALUFUNC GRA,SP NEXT

```

```

XVFD AQS C,22000,0,29.,5,43.,4,39.,4,15.,3
XVFD ABS C,22200,0,29.,5,43.,4,47.,4,39.,4,15.,3
XVFD ZQS C,22400,0,29.,5,39.,4,15.,3
XVFD ZBS C,22600,0,29.,5,47.,4,39.,4,15.,3
XVFD ZAS C,23000,0,29.,5,43.,4,39.,4,15.,3

```

```

;LOAD GRB,SCRATCHPAD

```

```

; AQBS ALUFUNC GRA,GRB,SP NEXT
; ABBS ALUFUNC GRA,GRB,SP NEXT
; ZQBS ALUFUNC GRB,SP NEXT
; ZBBS ALUFUNC GRB,SP NEXT
; ZABS ALUFUNC GRA,GRB,SP NEXT

```

```

XVFD AQBS C,26000,0,29.,5,43.,4,47.,4,39.,4,15.,3
XVFD ABBS C,26200,0,29.,5,43.,4,47.,4,39.,4,15.,3
XVFD ZQBS C,26400,0,29.,5,47.,4,39.,4,15.,3
XVFD ZBBS C,26600,0,29.,5,47.,4,39.,4,15.,3
XVFD ZABS C,27000,0,29.,5,43.,4,47.,4,39.,4,15.,3

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

10017 .MAIN

;LOAD Q, SCRATCHPAD

```

;      AQQS      ALUFUNC GRA,SP  NEXT
;      ABQS      ALUFUNC GRA,GRB,SP  NEXT
;      ZQQS      ALUFUNC SP  NEXT
;      ZBQS      ALUFUNC GRB,SP  NEXT
;      ZAQS      ALUFUNC GRA,SP  NEXT

```

```

XVFD AQQS C,20000,0,29,5,43,4,39,4,15,3
XVFD ABQS C,20200,0,29,5,43,4,47,4,39,4,15,3
XVFD ZQQS C,20400,0,29,5,39,4,15,3
XVFD ZBQS C,20600,0,29,5,47,4,39,4,15,3
XVFD ZAQS C,21000,0,29,5,43,4,39,4,15,3

```

```

;FORMAT 2: ARITHMETIC-LOGIC MICROINSTRUCTIONS WITH SCRATCHPAD SOURCE
;*****

```

;NO LOAD

```

;      SA      ALUFUNC SP,GRA  NEXT
;      SQ      ALUFUNC SP  NEXT
;      SZN     ALUFUNC SP  NEXT

```

```

XVFD SA 0,43200,0,29,5,39,4,43,4,15,3
XVFD SQ 0,43400,0,29,5,39,4,15,3
XVFD SZN C,43600,0,29,5,39,4,15,3

```

;LOAD GRB

```

;      SAB     ALUFUNC SP,GRA,GRB  NEXT
;      SQB     ALUFUNC SP,GRB  NEXT
;      SZB     ALUFUNC SP,GRB  NEXT

```

```

XVFD SAB C,47200,0,29,5,39,4,43,4,47,4,15,3
XVFD SQB C,47400,0,29,5,39,4,47,4,15,3
XVFD SZB C,47600,0,29,5,39,4,47,4,15,3

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

FORMAT 3: ARITHMETIC-LOGIC MICROINSTRUCTIONS WITH EXT. SOURCE REGISTER AND EXT. DEST. REGISTER

;NO LOAD

```

;      AG      ALUFUNC GRA      NEXT
;      AB      ALUFUNC GRA,GRB NEXT
;      ZQ      ALUFUNC      NEXT
;      ZB      ALUFUNC GRB      NEXT
;      ZA      ALUFUNC GRA      NEXT
;      RA      ALUFUNC SR,GRA  NEXT
;      RQ      ALUFUNC SR      NEXT
;      RZ      ALUFUNC SR      NEXT

```

```

XVFD AQ 0,62000,0,29,5,43,4,15,3
XVFD AB 0,62200,0,29,5,43,4,47,4,15,3
XVFD ZQ 0,62400,0,29,5,15,3
XVFD ZB 0,62600,0,29,5,47,4,15,3
XVFD ZA 0,63000,0,29,5,43,4,15,3
XVFD RA 0,63200,0,29,5,39,4,43,4,15,3
XVFD RQ 0,63400,0,29,5,39,4,15,3
XVFD RZ 0,63600,0,29,5,39,4,15,3

```

;LOAD GRB

```

;      AQB      ALUFUNC GRA,GRB NEXT
;      ABB      ALUFUNC GRA,GRB NEXT
;      ZQB      ALUFUNC GRB      NEXT
;      ZBB      ALUFUNC GRB      NEXT
;      ZAB      ALUFUNC GRA,GRB NEXT
;      RAB      ALUFUNC SR,GRA,GRB NEXT
;      RQB      ALUFUNC SR,GRB NEXT
;      RZB      ALUFUNC SR,GRB NEXT

```

```

XVFD AQB C,66000,0,29,5,43,4,47,4,15,3
XVFD ABB C,66200,0,29,5,43,4,47,4,15,3
XVFD ZQB C,66400,0,29,5,47,4,15,3
XVFD ZBB C,66600,0,29,5,47,4,15,3
XVFD ZAB C,67000,0,29,5,43,4,47,4,15,3
XVFD RAB C,67200,0,29,5,39,4,43,4,47,4,15,3
XVFD RQB C,67400,0,29,5,39,4,47,4,15,3
XVFD RZB C,67600,0,29,5,39,4,47,4,15,3

```


10021 .MAIN

```

01 ;LOAD GRB, DEST. REG.
02 ;
03 ; ALUFUNC GRA,GRB,DR NEXT
04 ; ALUFUNC GRA,GRB,DR NEXT
05 ; ALUFUNC GRB,DR NEXT
06 ; ALUFUNC GRB,DR NEXT
07 ; ALUFUNC GRA,GRB,DR NEXT
08 ; ALUFUNC SR,GRA,GRB,DR NEXT
09 ; ALUFUNC SR,GRB,DR NEXT
10 ; ALUFUNC SR,GRB,DR NEXT
11
12 XVFD AQBR C,66000,0,29,5,43,4,47,4,35,6,15,3
13 XVFD ABBR C,66200,0,29,5,43,4,47,4,35,6,15,3
14 XVFD ZQBR C,66400,0,29,5,47,4,35,6,15,3
15 XVFD ZBBR C,66600,0,29,5,47,4,35,6,15,3
16 XVFD ZABR C,67000,0,29,5,43,4,47,4,35,6,15,3
17 XVFD RABR C,67200,0,29,5,39,4,43,4,47,4,35,6,15,3
18 XVFD RQBR C,67400,0,29,5,39,4,47,4,35,6,15,3
19 XVFD RZBR C,67600,0,29,5,39,4,47,4,35,6,15,3
20
21 ;LOAD Q, DEST. REG.
22 ;
23 ;
24 ; AQGR ALUFUNC GRA,DR NEXT
25 ; ABGR ALUFUNC GRA,GRB,DR NEXT
26 ; ZQGR ALUFUNC DR NEXT
27 ; ZBGR ALUFUNC GRB,DR NEXT
28 ; ZAGR ALUFUNC GRA,DR NEXT
29 ; RAGR ALUFUNC SR,GRA,DR NEXT
30 ; RQGR ALUFUNC SR,DR NEXT
31 ; RZGR ALUFUNC SR,DR NEXT
32
33 XVFD AQGR C,60000,0,29,5,43,4,35,6,15,3
34 XVFD ABGR C,60200,0,29,5,43,4,47,4,35,6,15,3
35 XVFD ZQGR C,60400,0,29,5,35,6,15,3
36 XVFD ZBGR C,60600,0,29,5,47,4,35,6,15,3
37 XVFD ZAGR C,61000,0,29,5,43,4,35,6,15,3
38 XVFD RAGR C,61200,0,29,5,39,4,43,4,35,6,15,3
39 XVFD RQGR C,61400,0,29,5,39,4,35,6,15,3
40 XVFD RZGR C,61600,0,29,5,39,4,35,6,15,3

```

10022 .MAIN

```
01 ;SIGN EXTENSION
02
03 ; EXT GRA,GRB NEXT ;GRB:=12 EXT GRA(12) CON GRA(12:23)
04
05 XVFD EXT C,65660,400,43.,4,47.,4,15.,3
06
07 ;LOAD DEST. REG. & EXTEND SIGN
08
09 ; EXTR GRA,GRB,DR NEXT ;DR:=GRA
10 ;GRB:=12 EXT GRA(12) CON GRA(12:23)
11
12 XVFD EXTR C,65660,400,43.,4,47.,4,35.,6,15.,3
13
14 ;EXCHANGE HALF-WORDS
15
16 ; SWAP GRA,GRB NEXT ;GRB:=GRA(12:23) CON GRA(0:11)
17
18 XVFD SWAP C,65660,1000,43.,4,47.,4,15.,3
19
20 ;CLEAR INTERRUPT BIT
21
22 ; CLIN GRA NEXT ;INTRG(GRA):=0
23
24 XVFD CLIN C,63060,100000,43.,4,15.,3
25
26
27
```

!OC23 .MAIN

```

01 ;FORMAT 4: SHIFT MICROINSTRUCTIONS
02 ;*****
03 ;
04 ;
05 ;SHIFT LEFT GRB
06 ;
07 ;   SSLA   ALUFUNC,GRA,GRB,SI,TST  NEXT  NEXT
08 ;   SSLB   ALUFUNC,GRB,SI,TST
09 ;
10 ;   XVFD  SSLA  C,116200,0,29,,5,43,,4,47,,4,37,,2,39,,2,15,,3
11 ;   XVFD  SSLB  C,116600,0,29,,5,47,,4,37,,2,39,,2,15,,3
12 ;
13 ;
14 ;SHIFT LEFT GRB CON Q
15 ;
16 ;   DSLA   ALUFUNC,GRA,GRB,SI,TST  NEXT  NEXT
17 ;   DSLB   ALUFUNC,GRB,SI,TST
18 ;
19 ;   XVFD  DSLA  C,114200,0,29,,5,43,,4,47,,4,37,,2,39,,2,15,,3
20 ;   XVFD  DSLB  C,114600,0,29,,5,47,,4,37,,2,39,,2,15,,3
21 ;
22 ;
23 ;SHIFT RIGHT GRB
24 ;
25 ;   SSRA   ALUFUNC,GRA,GRB,SI,TST  NEXT  NEXT
26 ;   SSRB   ALUFUNC,GRB,SI,TST
27 ;
28 ;   XVFD  SSRA  C,112200,0,29,,5,43,,4,47,,4,37,,2,39,,2,15,,3
29 ;   XVFD  SSRB  C,112600,0,29,,5,47,,4,37,,2,39,,2,15,,3
30 ;
31 ;
32 ;SHIFT RIGHT GRB CCN Q
33 ;
34 ;   DSRA   ALUFUNC,GRA,GRB,SI,TST  NEXT  NEXT
35 ;   DSRB   ALUFUNC,GRB,SI,TST
36 ;
37 ;   XVFD  DSRA  C,110200,0,29,,5,43,,4,47,,4,37,,2,39,,2,15,,3
38 ;   XVFD  DSRB  C,110600,0,29,,5,47,,4,37,,2,39,,2,15,,3

```


10024 MAIN

;SHIFT LEFT GRB, CONDITION TEST

```

; SLAB ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT
; SLZB ALUFUNC,GRB,SI,TST,T/F,COND NEXT
; SLZA ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT

XVFD SLAB C,116200,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3
XVFD SLZB C,116600,0,29,5,47,4,37,2,39,2,30,1,35,5,15,3
XVFD SLZA C,117000,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3

```

;SHIFT LEFT GRB CON Q, CODITION TEST

```

; DLAB ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT
; DLZB ALUFUNC,GRB,SI,TST,T/F,COND NEXT
; DLZA ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT

XVFD DLAB C,114200,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3
XVFD DLZB C,114600,0,29,5,47,4,37,2,39,2,30,1,35,5,15,3
XVFD DLZA C,115000,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3

```

;SHIFT RIGHT GRB, CONDITION TEST

```

; SRAB ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT
; SRZB ALUFUNC,GRB,SI,TST,T/F,COND NEXT
; SRZA ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT

XVFD SRAB C,112200,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3
XVFD SRZB C,112600,0,29,5,47,4,37,2,39,2,30,1,35,5,15,3
XVFD SRZA C,113000,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3

```

;SHIFT RIGHT GRB CON Q, CODITION TEST

```

; DRAB ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT
; DRZB ALUFUNC,GRB,SI,TST,T/F,COND NEXT
; DRZA ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT

XVFD DRAB C,110200,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3
XVFD DRZB C,110600,0,29,5,47,4,37,2,39,2,30,1,35,5,15,3
XVFD DRZA C,111000,0,29,5,43,4,47,4,37,2,39,2,30,1,35,5,15,3

```

10025 .MAIN

;NO SHIFT, LOAD GRB, CONDITION TEST

```

; NSAB ALUFUNC,GRA,GRB,TST,T/F,COND NEXT
; NSZB ALUFUNC,GRB,TST,T/F,COND NEXT
; NSZA ALUFUNC,GRA,GRB,TST,T/F,COND NEXT
; NSAQ ALUFUNC,GRA,GRB,TST,T/F,COND NEXT
; NSZQ ALUFUNC,GRB,TST,T/F,COND NEXT

```

```

09 XVFD NSAB C,106200,0,29,5,43,4,47,4,39,2,30,1,35,5,15,3
10 XVFD NSZB C,106600,0,29,5,47,4,39,2,30,1,35,5,15,3
11 XVFD NSZA C,107000,0,29,5,43,4,47,4,39,2,30,1,35,5,15,3
12 XVFD NSAQ C,106000,0,29,5,43,4,47,4,39,2,30,1,35,5,15,3
13 XVFD NSZQ C,106400,0,29,5,47,4,39,2,30,1,35,5,15,3

```

!0026 -MAIN

```

;FORMAT 5: MULTIPLY MICROINSTRUCTIONS
;*****

```

```

;      ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT      ;MULTIPLY, DOUBLE SHIFT
;      ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT      ;MULTIPLY, SINGLE SHIFT
;      ALUFUNC, GRA, GRB, TST, T/F, COND NEXT          ;MULTIPLY, NO SHIFT
;      ALUFUNC, GRA, TST, T/F, COND NEXT               ;MULTIPLY WITH Q-REGISTER, NO SHIFT

XVFD  MUL D  C,130200,0,29,,5,43,,4,47,,4,37,,2,39,,2,30,,1,35,,5,15,,3
XVFD  MUL S  C,132200,0,29,,5,43,,4,47,,4,37,,2,39,,2,30,,1,35,,5,15,,3
XVFD  MUL N  C,126200,0,29,,5,43,,4,47,,4,39,,2,30,,1,35,,5,15,,3
XVFD  MUL Q  C,120000,0,29,,5,43,,4,39,,2,30,,1,35,,5,15,,3

```

10C27 .MAIN

;FORMAT 6: DIVIDE MICROINSTRUCTIONS
;*****

```

;      ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT      ;DIVIDE, DOUBLE SHIFT
;      ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT      ;DIVIDE, SINGLE SHIFT
;      ALUFUNC,GRA,GRB,TST,T/F,COND NEXT         ;DIVIDE, NO SHIFT
;      ALUFUNC,GRA,GRB,SI,TST,T/F,COND NEXT      ;DIVIDE, RIGHT SHIFT
XVFD DIVD C,154200,0,29,,5,43,,4,47,,4,37,,2,39,,2,30,,1,35,,5,15,,3
XVFD DIVS C,156200,0,29,,5,43,,4,47,,4,37,,2,39,,2,30,,1,35,,5,15,,3
XVFD DIVN C,146200,0,29,,5,43,,4,47,,4,39,,2,30,,1,35,,5,15,,3
XVFD DIVR C,152200,0,29,,5,43,,4,47,,4,37,,2,39,,2,30,,1,35,,5,15,,3

```

1002E MAIN

```

;FORMAT 7: JUMP MICROINSTRUCTIONS
;*****

```

```

;CONDITIONAL JUMPS

```

```

;      JMP      T/F,COND,ADDR      NEXT
;      JMX      T/F,COND      NEXT

AVFD JMP C,162000,0,30,,1,35,,5,47,,12,,15,,3
XVFD JMX C,162004,0,30,,1,35,,5,15,,3

```

```

;CONDITIONAL SUBROUTINE CALLS

```

```

;      CAL      T/F,COND,ADDR      NEXT
;      CAX      T/F,COND      NEXT

AVFD CAL C,162010,0,30,,1,35,,5,47,,12,,15,,3
XVFD CAX C,162014,0,30,,1,35,,5,15,,3

```

```

;CONDITIONAL JUMPS WITH I/O SYNCHRONIZATION

```

```

;      WJMP     T/F,COND,ADDR      NEXT
;      WJMX     T/F,COND      NEXT

AVFD WJMP C,162020,0,30,,1,35,,5,47,,12,,15,,3
XVFD WJMX C,162024,0,30,,1,35,,5,15,,3

```

```

;CONDITIONAL SUBROUTINE CALLS WITH I/O SYNCHRONIZATION

```

```

;      WCAL     T/F,COND,ADDR      NEXT
;      WCAX     T/F,COND      NEXT

AVFD WCAL C,162030,0,30,,1,35,,5,47,,12,,15,,3
XVFD WCAX C,162034,0,30,,1,35,,5,15,,3

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

```

!0029 .MAIN .EOT
01

0030 .MAIN
CC0C SOURCE LINES IN ERROR

00C1 GPU MICROPROGRAM GI APR 1982

01 0000C1 .NOMA 1

02 ;INTERRUPT JUMP TABLE

03 ;*****

04 ;

05 ; THE FIRST 3 LOCATIONS CONTAIN A JUMP TABLE

06 ; WITH JUMPS TO THE INTERRUPT SERVICE ROUTINES

07

08 C0000 4344000000003 JMP F,F,POWUP ;POWER ON

09 CC001 434400002676 JMP F,F,TCPIN ;INPUT FROM TCP

10 CC002 0344000003156 JMP F,F,SINGL ;SINGLE INSTRUCTION

!00C2 GPU MICROPROGRAM GI APR 1982

01 ;POWER UP

02 ;*****

03

04 C0003 415560040011 POWUP: ZBRR AND,CNTR,CNTR0

05 CC004 03440200021C CAL F,F,INITR

06

07 C0005 415760010004 RZBR AND,IMOP,STAT,CPUST

08

09 CC006 034400760006 WL1: JMP T,PLOW,WL1

10 CC007 034402000231 CAL F,F,CINTR

11

;CNTR:=CNTR0:=0

;BASE:=0

;C2:=2, M2:=3, M8:=377, M12:=7777

;CBCR:=0,7070

;STAT:=CPUST:=00000000 (MMODE:=C)

;WAIT UNTIL NOT POWER LOW

;CLEAR ALL INTERRUPTS

```

0003 GPU MICROPROGRAM GI APR 1982
01 ;IDLE LOOP AND SYSTEM FAULT
02 ;*****
03 ;*****
04 SYFLT:
05 CC010 4155600400011
06 CC011 434400300011
07 CC012 415754002012
08 CC013 000400000017
09 CC014 415660070252
10 CC015 000400000003
11 CC016 014645000240
12 CC017 434401010000
13 CC020 014614100240
14 CC021 400400000010
15 CC022 014645000240
16 CC023 034400410026
17 CC024 434400000011

AND,CNTR,CNTR0
F,INTR,ILOOP
OR,ILEV,WRKO
0000,0017
AND,IMOP,WRKO,MIX
0,3
SUNO,IMOP,WRKO
; IF ILEV < 3 THEN GOTO MIX
; CLEAR INTERRUPT
;
JMX F,NNEG
CLIN WRKC
LDIM 0,1C
RA SUNC,IMOP,WRKO ; ALU := ILEV - 8
JMP T,NNEG,CPUIN ; IF ILEV >= 8 THEN GOTO CPUIN
JMP F,F,ILOOP ; GOTO ILOOP

;CNTR:=CNTR0:=0, (RUN:=0)
;WAIT FOR INTERRUPT
;WRKO:=ILEV
;MIX:=WRKO:=20 EXT 0 CON WRKO(20:23)
;=-3+WRKO

```



```

100C4 GPU MICROPROGRAM   GI APR 1982
01 ;AUTOLOAD SEQUENCES   ARE NOT USED
02 ;*****
03 ;*****
04 ;*****
05 ;*****
06 ;*****
07 ;*****
08 ;*****
09 ;*****
10 ;*****
11 ;*****
12 ;*****
13 ;*****
14 ;*****
15 ;*****
16 ;*****
17 ;*****
18 ;*****
19 ;*****
20 ;*****
21 ;*****
22 ;*****
23 ;*****
24 C0025 434404000026 CPU11: WJMP F,F,CPUIN ; WAIT BUS READY
25 CPUIN:
26 C0026 4107542254CC SZR CR,M8,READP ; IOADDR := 8; READP
27 C0027 411645005652 SAB SUNO,M8,WRKO,WRKO ; WORKO := ILEV - 8
28 C0030 023440000252 SSLA ADD,WRKO,WRKO,Z,NL ; WORKO :=
29 C0031 411641005252 SAB ADDO,M2,WRKO,WRKO ; WORKO SHIFT 2 + 4
30 C0032 023440000252 SSLA ADD,WRKO,WRKO,Z,NL ;
31 C0033 015440000252 ABB ADD,WRKO,WRKO ; SHIFT 3
32 C0034 03440464001C WJMP T,BERR,SYFLT ; IF BUSERROR THEN GOTO SYFLT
33 C0035 015640221653 RABR ADD,DATI,WRKO,WRK1,READP ; I/O-ADDR := WORK1 := C(8) + DEV
34 C0036 40461000366C ZAS SUB,WRK1,CTADDR ; CT-ADDR := WORK1
35 C0037 03440464001C WJMP T,BERR,SYFLT ; IF BUSERROR THEN GOTO SYFLT
36 C0040 015754001412 RZB CR,DATI,WRKO ; WORKO := CH
37 C0041 41064022464C SAR ADD,C2,WRKO,READP ; I/O-ADDR := CH + 2, READP
38 C0042 011745004416 SZB SUNO,C2,WRK4 ; WORK4 := 7777,7776 << MASK * >

```

```

10005 GPU MICROPROGRAM  GI APR 1982
31 ;
32 ;
33 ; FORMAT OF CHANNEL PROGRAM :
34 CH + C : OPERATION
35 CH + 2 : MESSAGE AREA BASE
36 CH + 4 : NOT_USED
37 ;
38 OPERATION = 1 SHIFT 8 : START GPU
39           = 0 SHIFT 8 : STOP GPU
10 ;
11 CC043 03440464001C      WJMP T,BERR,SYFLT      ; WAIT, IF BUSERROR THEN GOTO SYFLT
12 CC044 0143540014CC      RZQ  OR,DATI          ; Q := MESSAGE_ADDR
13 CC045 41461422024C      ZAR  CR,WRK0,READP      ; I/O-ADDR := CH_BASE, READP
14 CC046 0004000074CC      LDIM C00C,7400        ; MASK FOR OPERATION
15 CC047 C15754000017      RZE  CR,IMOP,WRK5       ; WORK5 := MASK
16 CC050 03440464001C      WJMP T,BERR,SYFLT      ; WAIT, IF BUSERROR THEN GOTO SYFLT
17 CC051 015660001777      RAB  AND,DATI,WRK5,WRK5 ; WORK5 := OPERATION SHIFT 8
18 ;
19 CC052 034400020131      JMP  F,NZ,STOP      ; IF OP = 0 THEN GOTO STOP
20 ;
21 ;

```

100C6 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05 ; FORMAT OF MESSAGE
06 ; MESS + 0 : NEXT BUFFER
07 ; + 2 : PREVIOUS BUFFER
08 ; + 4 : RECEIVER OR ANSWER TYPE
09 ; + 6 : SENDER
10 ; + 8 : COMMAND, MODE
11 ; + 10 : FIRST CODE (SEE BELOW)
12 ; + 12 : LAST CODE
13 ;
14 ; CODE EXECUTION STARTS IN ADDRESS : FIRST_CODE + 4
15 ;
16
17 C0053 000400000012 ; LDIM C00C,0012 ; IMOP := 10
18 C0054 015700220007 ; RGRR ADD,IMOP,SB,READP ; SB := IMOP := ADDR_MESS(5), READP
19 C0055 01461400016C ; ZA CR,SB ; NO OP
20 C0056 03440464001C ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
21 C0057 415660001745 ; RAB AND,DATI,WRK4,IC ; IC := DATA-IN(0:22) CON 0
22
23 C0060 01064022456C ; SAR ADD,C2,SB,READP ; I/O-ADDR := MESS(6), READP
24 C0061 411644005167 ; SAB SUN,M2,SB,SB ; SB := ADDR_MESS(3);
25 C0062 03440464001C ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
26 C0063 41575400141C ; RZB CR,DATI,PC ; PC := LAST_CODE
27 C0064 01461422016C ; ZAR CR,SB,READP ; I/O-ADDR := SB; READP;
28 C0065 00040000014C ; LDIM C00C,0140 ; IMOP := 96;
29 C0066 03440464001C ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
30 C0067 415754001407 ; RZB CR,DATI,SB ; SB := INT_PROCESS_DESCR_BASE

```


100CE GPU MICROPROGRAM GI APR 1982

```

01
02
03
04 CC114 00040300000000 ; LDIM 0300,0000 ; LOAD INTEGER AND FLOATINGPOINT EXC ACTIVE
05 CC115 415660010104 RABR AND,IMOP,STAT,STAT,CPUST ; FROM PROCSDESCR.STATUS
06 CC116 411640000061C SAB ADD,BASE,PC,PC ; PC := PC + BASE
07 CC117 0C461000320C ZAS SUB,PC,CTOP ; CODE_TOP := PC
08 CC120 4116400000532 SAB ADD,BASE,IC,WRKO ; WORKO := IC + BASE
09 CC121 40461000264C ZAS SUB,WRKO,CLOW ; CODE_LOW := WORKO
10 CC122 41440500020C AG SUNO,PC ; IF CODE_TOP > ULIM
11 CC123 03440001267C JMP F,NEG,INT2 ; THEN GOTO INT2;
12 CC124 01064500124C SA SUNO,LLIM,WRKO ; IF CODE_LOW < LLIM
13 CC125 03440001267C JMP F,NEG,INT2 ; THEN GOTO INT2
14 CC126 411641005125 SAB ADD,M2,IC,IC ; IC := IC + 4
15 CC127 01164000053C SAB ADD,BASE,IC,PC ; PC := IC + BASE
16 CC130 034400000241 JMP F,F,MLOOP ; GOTO MLOOP
17
18 ; STOP
19 ; ***
20 CC131 40041000000000 ; LDIM 1000,0000 ; TIME_OUT
21 CC132 415754000016 SEND1: RZB CR,IMOP,WRK4 ; WORK4 := STATUS
22 CC133 411645002617 SEND2: SAB SUNO,CLOW,PC,WRK5 ; WORK5 := INSTR REL TO CODESTART
23 CC134 434400000143 JMP F,F,SEND ; GOTO SEND
24
25 ; ILLEGAL OPERATION
26 ; *****
27 CC135 40042000000000 ILLOP: LDIM 200C,0000 ; ILLEGAL INSTRUCTION
28 CC136 434400000132 JMP F,F,SEND1 ; GOTO SEND1
29
30 ; CODE STOP CS
31 ; *****
32
33 CC137 4155600000016 CS: ZBB AND,WRK4 ; WORK4 := 0
34 CC140 4117540003017 SZB CR,CTOP,WRK5 ; WORK5 :=
35 CC141 011645002777 SAB SUNO,CLOW,WRK5,WRK5 ; CTOP = CLOW
36 CC142 0116400004777 SAB ADD,C2,WRK5,WRK5 ; + 2;
37
38

```

10009 GPU MICROPROGRAM GI APR 1982

```

; STATUS AT RETURN :
; ST + 0 : CHPG + 12
; ST + 2 : BYTES COUNT
; ST + 4 : CHARS COUNT
; ST + 6 : STATUS
; STATUS :
1<14 : CODE ADDRESSING FAULT
1<15 : INTEGER UNDERFLOW
1<16 : INTEGER OVERFLOW
1<17 : FLOATING POINT UNDERFLOW (***) SEE NOTE (***)
1<18 : FLOATING POINT OVERFLOW
1<19 : READ/WRITE ADDRESS FAULT
1<20 : BUSERROR
1<21 : TIME OUT
1<22 : ILLEGAL INSTRUCTION

```

```

; NOTE: IN CASE OF FLOATING POINT UNDERFLOW THE RESULT IS SET TO
; **** FLOATING POINT ZERO AND NO EXCEPTION IS SET UP

```

```

; SEND STATUS
; *****
; SEND: SZQR CR,CTADDR,READP ; Q := I/O-ADDR := CT, READP
; LDIM COOC,0014 ; IMOP := 12
; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
; RZB CR,DATI,WRK1 ; WORK1 := CHPG
; SQGR ADD,C2,READP ; Q := I/O-ADDR := CT + 2, READP
; ZAR CR,WRK5,DATO ; DATA_OUT := BYTES COUNT
; SZB CR,C2,SB ; SB := 2
; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR GOTO SYFLT
; RABR ADD,DATI,SB,SB,WRTP ; SB := I/O-ADDR := STATUS + 2, WRITEP
; ZAB CR,WRK5,WRK3 ; WORK3 := BYTES;
; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
; ZAR CR,WRK4,DATO ; DATA_OUT := STATUS
; SAR ADD,O,M2,SB,WRTP ; I/O-ADDR := STATUS + 6, WRITEP
; SSRB ADD,WRK3,SGN,NL ; WORK3 := BYTES // 2;
; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
; ABR ADD,WRK5,WRK3,DATO ; DATA_OUT := CHARS COUNT
; SAR ADD,C2,SB,WRTP ; I/O-ADDR := STATUS + 4, WRITEP
; ZQ CR ; NO OP
; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT

```

```

01 CC143 010354223400
02 CC144 000400000014
03 CC145 03440464001C
04 CC146 415754001413
05 CC147 01030022440C
06 CC150 41461403036C
07 CC151 011754004407
08 CC152 03440464001C
09 CC153 015640621567
10 CC154 415614000375
11 CC155 03440464001C
12 CC156 01461403034C
13 CC157 01064162516C
14 CC160 022540004015
15 CC161 03440464001C
16 CC162 014440030375
17 CC163 41064062456C
18 CC164 41451400000C
19 CC165 03440464001C

```

!0010 GPU MICROPROGRAM GI APR 1982

```

31
32
33
34
35 CC166 41464003026C RAR ADD,IMOP,WRK1,DATO ; DATA_OUT := CHPG + 12;
36 CC167 41064562456C SAR SUNO,C2,SB,WRTP ; I/O-ADDR := ST, WRITEP
37 CC170 4145140000CC ZQ CR ; NO OP
38 CC171 03440464001C WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
39
10 ; SEND RETURN INTERRUPT
11 CC172 01070122500C SGR ADDO,M2,READP ; I/O-ADDR := CT +6, READP
12 CC173 4145140000CC ZQ CR ; NO OP
13 CC174 03440464001C WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
14 CC175 4147540314CC RZR CR,DATI,DATO ; DATA_OUT := INTERRUPT LEVEL
15 CC176 4107002244CC SQR ADD,C2,READP ; I/O-ADDR := CT + 4, READP
16 CC177 4145140000CC ZQ CR ; NO OP
17 CC200 03440464001C WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
18 CC201 4147544214CC RZR CR,DATI,WRT ; I/O-ADDR := CPU-ADDR, WRITE
19 CC202 4145140000CC ZQ CR ; NO OP
20 CC203 03440464001C WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
21 CC204 434402000227 CAL F,F,CLIM ; CLEAR CODE-LIMITS
22 CC205 03440000001C JMP F,F,IDLE ; GOTO IDLE
23
24

```

FILL 210

```

!0011 GPU MICROPROGRAM GI APR 1982
01 ;REAL TIME CLOCK INTERRUPT IS NOT USED
02 ;*****
03 ;*****
04 ; RTC IS INCREMENTED BY 1 EVERY 0.1 MILLISECOND.
05 ; EVERY 25.6 MILLISECONDS THE INTERVAL TIMER INTERRUPT IS SET.
06 ; AT ENTRY: WRKO=ILEV

```

```

10012 GPU MICROPROGRAM  GI APR 1982
01  ;SUBROUTINE INITIALIZE REGISTERS AND CONSTANTS
02
03  CC210 404050000652  INTR:  ABQS  SUB,WRKO,WRKO,BASE
04  CC211 414104000000  ZGQ  SUN
05  CC212 004104000440  ZGQS  SUN,C2
06  CC213 404504000500  ZGS  SUN,M2
07
08  CC214 400400000010  LDIM  0000,0010
09  CC215 014354000000  RZG  OR,IMOP
10  CC216 004510005400  ZGS  SUB,M8
11  CC217 400400004000  LDIM  0000,4000
12  CC220 014354000000  RZG  OR,IMOP
13  CC221 004510002000  ZGS  SUB,MESS
14
15  CC222 000400007777  LDIM  0,7777
16  CC223 014354000000  RZG  OR,IMOP
17  CC224 404510006000  ZGS  SUB,M12
18  CC225 000400007070  LDIM  0,7070
19  CC226 414754110000  RZR  OR,IMOP,CBCR
20  CC227 404450002567  CLIM: ABS  SUB,SB,SB,CLOW ; CODE_LOW := 0;
21  CC230 604451003167  ABS  SUB0,SB,SB,CTOP RTN ; CODE_TOP := -1;
22
23
24
25
26
27  ;SUBROUTINE CLEAR INTERRUPTS
28  CC231 000400000017  CINTR: LDIM  0000,0017
29  CC232 015754000012  RZB  OR,IMOP,WRKO
30  CC233 014614100240  CLEAR: CLIN  WRKO
31  CC234 015544000012  ZBB  SUN,WRKO
32  CC235 634400420233  JMP  T,NZ,CLEAR RTN
33
34
35
36  ;SUBROUTINE DELAY
37  CC236 015754000012  DELAY: RZB  OR,IMOP,WRKO
38  CC237 015544000012  DELLP: ZBR  SUN,WRKO
39  CC240 234400420237  JMP  T,NZ,DELLP RTN
;BASE:=0, Q:=-1
;Q:=-2
;C2:=2, Q:=-3
;M2:=3
;M8:=10
; MESS := 0,-2048
;M12:=7777
;CBCR:=0,7070
;WRKO:=15.
;CLEAR INTERRUPT BIT(WRKO)
;WRKO:=WRKO-1
;IF WRKO<>0 THEN GOTO CLEAR ELSE RETURN
;WRKO:=IMOP
;WRKO:=WRKO-1
;IF WRKO<>0 THEN GOTO DELLP ELSE RETURN

```



```

01 ;MAINLOOP
02 ;*****
03
04
05 ; THE MAINLOOP FETCHES AN INSTRUCTION, TESTS FOR INTERRUPT AND BUSERRORS
06 ; DURING FETCH, AND CALLS SUBROUTINES FOR ADDRESS CALCULATION AND
07 ; INSTRUCTION EXECUTION
08 MLOOP: SA SUNO,CLOW,PC ; ALU := PC - CODE-LOW
09 JMP F,NNEG,INT2 ; IF NEG THEN GOTO INT2
10 ZAR OR,PC,READP ; I/O ADDR:=PC, READP
11
12 CC244 0106510032CC MLOP1: SA SUBO,CTOP,PC ; ALU := CODE-TOP - PC
13 CC245 03440001267C JMP F,NNEG,INT2 ; IF NEG THEN GOTO INT2
14 CC246 034404642656 WJMP T,BERR,FINT ; WAIT, IF BUSERROR THEN GOTO FINT
15 CC247 015754061412 RZBR OR,DATI,WRKO,IR ; WRKO:= DATAIN; IR:=DATAIN(0:11)
16
17 CC250 315354000652 AFTCH: EXT WRKO,WRKO ADDR ;WRKO:=12 EXT WRKO(12) CON WRKO(12:23)
18 ; CALL ADDR CALCULATION
19 CC251 751640004525 SAB ADD,C2,IC,IC EXEC ; IC:=IC+2, CALL INSTR EXECUTION
20 CC252 01164022461C SABR ADD,C2,PC,PC,READP ; PC:= PC + 2, READP
21 CC253 034400300244 JMP F,INTR,MLOP1 ; IF NOT INTR THEN GOTO MLOP1
22
23 ;INTERRUPT
24
25
26 CC254 415754002012 INTT: RZR OR,ILEV,WRKO ; WRKO:= ILEV, BITS(0:19) IS UNDEFINED
27 CC255 0C0400000017 LDIM 0000,0017
28 CC256 415660070252 RABR AND,IMOP,WRKO,WRKO,MIX ; MIX:= WRKO:= 20 EXT 0 CON WRKO(20:23)
29 CC257 41064500524C SA SUNO,M2,WRKO ; IF ILEV<3 THEN
30 CC260 4344010100CC JMX F,NNEG ; GOTO (MIX)
31 CC261 01461410024C CLIN WRKO ; CLEAR INTERRUPT
32 CC262 01064500564C SA SUNO,M8,WRKO ;
33 CC263 034400410025 JMP T,NNEG,CPU11 ; IF ILEV >= 8 THEN GOTO CPU11
34 CC264 0344000000244 JMP F,F,MLOP1 ; GOTO MLOP1

```

10014 GPU MICROPROGRAM GI APR 1982
 01 ;NOT MEMORY ADDRESS
 02
 03
 04
 05
 06
 07
 08
 09
 10
 11
 12
 13
 14

```

;ADDRESS CALCULATION SUBROUTINES
;*****
;
; THE ADDRESS CALCULATIONS ARE PERFORMED BY SUBROUTINES
; WHICH ARE CALLED VIA A SEPARATE ADDRESS TABLE
; INPUTS TO THE TABLE IS: AFTER ESCAPE, AFTERAM, IR(8), IR(10,11)
; WRKC = EXTENDED DISPLACEMENT
;
;AFTER ESCAPE = 1 MUST NOT BE USED
;*****

```

!CC15 GPU MICROPROGRAM GI APR 1982

```

01
02 ;AFTER ESCAPE = 1, AFTER AM = 1 MUST NOT BE USED
03 ;*****
04
05 ;AFTER AM = C
06 ;*****
07
08 CC265 061614160247 DIR: NSZA CR,WRKO,SB,NL,F,INDIR CRTN ; SB:=WRKO; IF NOT INDIRECT THEN RETURN
09 CC266 034400000313 JMP F,F,INADR ; ELSE GOTO INADR;
10
11 CC267 415614000247 REL: ZAB OR,WRKO,SB ; SB:= WRKO
12 CC270 061440160127 NSAE ADD,IC,SB,NL,F,INDIR CRTN ; SB:=SB+IC; IF NOT INDIRECT THEN RETURN
13 CC271 034400000313 JMP F,F,INADR ; ELSE GOTO INADR;
14
15 CC272 414040000242 INDEX: ABQ ADD,WRKO,X ; Q:= WRKO + X
16 CC273 061514160007 NSZQ CR,SB,NL,F,INDIR CRTN ; SB:= Q, IF NOT INDIRECT THEN RETURN
17 CC274 034400000313 JMP F,F,INADR ; ELSE GOTO INADR;
18
19 CC275 414040000242 RELX: ABQ ADD,WRKO,X ; Q:= WRKO + X
20 CC276 461400160127 NSAG ADD,IC,SB,NL,F,INDIR CRTN ; SB:= IC+Q, IF NOT INDIRECT THEN RETURN
21 CC277 034400000313 JMP F,F,INADR ; ELSE GOTO INADR
22
23

```

```

10016 GPU MICROPROGRAM GI APR 1982
J1 ;AFTER AM = 11
J2 ;*****
J3
J4 CC300 415440000127 AMR: ABB ADD,IC,SB
J5 CC301 415440000247 AMD: ABB ADD,WRKO,SB
J6 CC302 400410000000 LDIM 1000,0000
J7 CC303 015664010104 RABR CAND,IMOP,STAT,STAT,CPUST
J8 CC304 634400560313 JMP T,INDIR,INADR RTN
J9
10
11 CC305 415440000127 AMRX: ABB ADD,IC,SB
12 CC306 414040000242 AMX: ABQ ADD,WRKO,X
13 CC307 415400000167 AQB ADD,SB,SB
14 CC310 400410000000 LDIM 1000,0
15 CC311 015664010104 RABR CAND,IMOP,STAT,STAT,CPUST
16 CC312 634400560313 JMP T,INDIR,INADR RTN
17
18
19 ;INDIRECT ADDRESSING
20 ;*****
21
22 CC313 011640004525 INADR: SAB ADD,C2,IC,IC
23
24 CC314 034402000321 INAD1: CAL F,F,GETOP
25 CC315 355614000247 ZAB OR,WRKO,SB EXEC
26 CC316 01164022461C SABR ADD,C2,PC,PC,READP
27 CC317 034400700254 JMP T,INTR,INTT
28 CC320 034400000244 JMP F,F,MLOP1

```

```

; SB:= SB + IC
; SB:= SB + WRKO
; IMOP:= 10000000
; AFTER AM:= 0
; IF INDIRECT THEN GOTO INADR
; ELSE RETURN;

```

```

; SB:=SB+IC
; Q:=X+WRKO
; SB:=Q+SB
;AFTER AM:=0
; IF INDIRECT THEN GOTO INADR
; ELSE RETURN;

```

```

;IC:=IC+2;

```

```

;WRKO:=ADDRESS
;SB:=ADDRESS, CALL INSTR EXECUTION
;I/O ADDR:=PC:PC+2, READP
;IF INTERRUPT THEN GOTO INTT
;GOTO MLOP1 (MAIN LOOP)

```

```

01 ;SUBROUTINE GET OPERAND
02 ;*****
03 ;
04 ;
05 ; SB + BASE, IF ADDRESS IS WITHIN UPPER AND LOWER LIMIT OR FROM
06 ; LOCATION ADDRESSED BY SB, IF ADDRESS IS WITHIN CPA AREA.
07 ; RETURNS WITH WRKO = FETCHED OPERAND
08 ; WRK1 = PHYSICAL ADDRESS
09 ; SB = LOGICAL ADDRESS
10 ;
11 CC321 411640220573 GETOP: SBR ADD,BASE,SB,WRK1,READP ; I/O ADDR:=WRK1:=BASE + SB, READP
12 CC322 034400600332 JMP T,NMADR,NOTM ; IF I/O ADDR < 8 THEN GOTO NOTM
13 CC323 41064500126C SA SUNO,LLIM,WRK1 ; IF ADDRESSES < LOWER LIMIT
14 CC324 434400010331 JMP F,NNEG,GTCPA ; THEN GOTO GTCPA
15 CC325 41065000166C SA SUB,ULIM,WRK1 ; IF ADDRESS >= UPPER LIMIT
16 CC326 434400010331 JMP F,NNEG,GTCPA ; THEN GOTO GTCPA
17 CC327 034404642656 WJMP T,BERR,INTB ; WAIT, IF BUSERROR THEN GOTO INTB
18 CC330 615754001412 RZB OR,DATI,WRKO RTN ; WRKO:= DATAIN, RETURN
19 ;
20 CC331 434404000332 GTCPA: WJMP F,FALSE,NOTM ; WAIT, GOTO NOTM
21 CC332 015614220173 NOTM: ZABR OR,SB,WRK1,READP ; I/O ADDR:=WRK1:=SB, READP
22 CC333 434400210341 JMP F,NWADR,GTREG ; IF 8 > I/O ADDR >= 0 THEN GOTO GTREG
23 CC334 034400602672 JMP T,NMADR,INTO ; IF I/O ADDR < 0 THEN GOTO INTO
24 CC335 41065000016C SA SUB,CPA,SB ; IF SB >= CPA
25 CC336 434400012672 JMP F,NNEG,INTO ; THEN GOTO INTO
26 CC337 034404642656 WJMP T,BERR,INTB ; IF BUSERROR THEN GOTO INTB
27 CC340 615754001412 RZB OR,DATI,WRKO RTN ; WRKO:= DATAIN, RETURN
28 ;
29 CC341 414154000003 GTREG: ZBQ OR,GRX ; Q:= W(I/O ADDR)
30 CC342 615514000012 ZQB OR,WRKC RTN ; WRKO:= Q, RETURN
31

```

!001E CPU MICROPROGRAM GI APR 1982

```
01 ;INSTRUCTION EXECUTION SUBROUTINES  
02 ;*****  
03 ;  
04 ; THE INSTRUCTION EXECUTION SUBROUTINES ARE CALLED  
05 ; VIA A SEPARATE ADDRESS TABLE.  
06 ; INPUTS TO THE TABLE IS: ESCAPE MODE, IR(0:5)  
07 ; SB = EFFECTIVE ADDRESS  
08 ;
```

```

0019 GPU MICROPROGRAM GI APR 1982
01 ;ADDRESS HANDLING
02 ;*****
03 ;*****
04 ;*****
05 ;MODIFY NEXT ADDRESS, AM, OPCODE = 11
06
07 CC343 400410000000 LDIM 1000,0000
08 CC344 615654010104 RABR OR,IMOP,STAT,STAT,CPUST RTN ; AFTER AM:= 1, RETURN
09
10
11 ;LOAD ADDRESS, AL, OPCODE = 13
12
13 CC345 21561400016C ZAB OR,SB,W RTN ; W(IR):= SB, RETURN
14
15
16 ;LOAD ADDRESS COMPLEMENTED, AC, OPCODE = 41
17 ;
18
19 CC346 011664005104 AC: SAB CAND,M2,STAT,STAT ; EX(22):= EX(23):= 0
20 CC347 41561100016C ZAB SUBO,SB,W ; W(IR):= - SB
21 CC350 434400430352 JMP T,OVFL,INOFI ; IF OVERFLOW THEN GOTO INOFL
22 CC351 215542000004 ZBB ADDC,STAT RTN ; EX(23):= CARRY
23
24
25 ;INTEGER OVERFLOW
26
27 CC352 411642004504 INOFL: SAB ADDC,C2,STAT,STAT ; EX(22):= 1, EX(23):= CARRY
28 CC353 234400542674 JMP T,IMSK,INTA RTN ; IF INT MASK=1 THEN GOTO INTA ELSE RTN

```

```

1002C GPU MICROPROGRAM  GI APR 1982
01 ;WORD INSTRUCTIONS WITH MEMORY REFERENCE
02 ;*****
03 ;*****
04 ;LOAD REGISTER, RL, OPCODE = 24
05
06 CC354 034402000321 RL:  CAL  F,FALSE,GETOP      RTN
07 CC355 61561400024C  ZAB  OR,WRKO,W
08
09
10 ;LOGICAL AND, LA, OPCODE = 4
11
12 CC356 034402000321 LA:  CAL  F,FALSE,GETOP      RTN
13 CC357 21546000024C  ABB  AND,WRKO,W
14
15
16 ;LOGICAL OR, LO, OPCODE = 5
17
18 CC360 034402000321 LO:  CAL  F,FALSE,GETOP      RTN
19 CC361 61545400024C  ABB  OR,WRKO,W
20
21
22 ;LOGICAL EXCLUSIVE OR, LX, OPCODE = 6
23
24 CC362 034402000321 LX:  CAL  F,FALSE,GETOP      RTN
25 CC363 61547000024C  ABB  EXOR,WRKO,W

```

```

; CALL GETOP, WRKO:=OPERAND
; W(IR):= WRKO, RETURN

```

```

; CALL GETOP, WRKO:= OPERAND
; W(IR):= W(IR) AND WRKO, RETURN

```

```

; CALL GETOP, WRKO:= OPERAND
; W(IR):= W(IR) OR WRKO, RETURN

```

```

; CALL GETOP, WRKO:= OPERAND
; W(IR):= W(IR) EXOR WRKO

```

```

!0021 GPU MICROPROGRAM GI APR 1982
01 ;ADD INTEGER WORD, WA, OPCODE = 7
02
03 CC364 034402000321 WA: CAL F, FALSE, GETOP ; CALL GETOP, WRKO: = OPERAND
04 CC365 011664005104 SAB CAND, M2, STAT, STAT ; EX(22): = EX(23): = 0
05 CC366 01544000024C ABB ADD, WRKO, W ; W(IR): = W(IR) + WRKO
06 CC367 434400430352 JMP T, OVFL, INOFL ; IF OVERFLOW THEN GOTO INOFL
07 CC370 21554200000C4 ZBB ADDC, STAT RTN ; EX(23): = CARRY
08
09
10 ;SUBTRACT INTEGER WORD, WS, OPCODE = 10
11
12 CC371 034402000321 WS: CAL F, FALSE, GETOP ; CALL GETOP, WRKU: = OPERAND
13 CC372 011664005104 SAB CAND, M2, STAT, STAT ; EX(22): = EX(23): = 0
14 CC373 01544500024C ABB SUNO, WRKO, W ; W(IR): = W(IR) - WRKO
15 CC374 434400430352 JMP T, OVFL, INOFL ; IF OVERFLOW THEN GOTO INOFL
16 CC375 21554200000C4 ZBB ADDC, STAT RTN ; EX(23): = CARRY

```


!0022 GPU MICROPROGRAM GI APR 1982

;MULTIPLY INTEGER WORD, WM, OPCODE=12

```
01
02
03 CC376 034402000321 WM:          F,F,GETOP
04 CC377 414154000000          OR,W
05 CC400 415560000001          AND,WPRE
06 CC401 422154000401          OR,WPRE,Z,MC,F,F
07
08 CC402 0004000000027          LDIM 0,27
09 CC403 115754000013          RZB  OR,IMOP,WRK1  PUSH
10 CC404 415544000013          ZBB  SUN,WRK1
11
12 CC405 666040024641          MULD  ADD,WRKO,WPRE,SGN,MC,F,NZ LRTN
13
14
15
16
17 CC406 426045004241          MULD  SUNO,WRKO,WPRE,SGN,NL,F,F
18
19
20 CC407 615514000000          ZQB  OR,W          RTN

;WRKO:=OPERAND
;Q:=W
;WPRE:=0
;ADCND:=IF Q(23)=1 THEN 0 ELSE 1
;WPRE CON Q:=0 CON WPRE CON Q(0:22)

;FOR WRK1:=23
;STEP -1 UNTIL 0 DO
;BEGIN
;WPRE:=IF ADCND=0 THEN WPRE+WRKC
;          ELSE WPRE+0
;ADCND:=IF Q(23)=1 THEN 0 ELSE 1
;WPRE CON Q:=WPRE(0) CON WPRE CON Q(0:22)
;END
;WPRE:=IF ADCND=0 THEN WPRE-WRKC
;          ELSE WPRE-0
;WPRE CON Q:=WPRE(0) CON WPRE CON Q(0:22)
;W:=Q, RTN
```

```

10023 GPU MICROPROGRAM GI APR 1982
01 ;DIVIDE INTEGER WORD, WD, OPCODE=30
02
03 CC410 034402000321 WD: CAL F,F,GETOP
04 CC411 011664005104 WDBF: SAB CAND,M2,STAT,STAT
05 CC412 021554001412 NSZB CR,WRKO,DVS,F,F
06 CC413 034400020452 JMP F,NZ,WDOFL
07 CC414 014154000001 ZBQ OR,WPRE
08 CC415 415514000013 ZQB OR,WRK1
09 CC416 414154000000 ZBQ OR,W
10
11 CC417 023154001013 DLZB OR,WRK1,Z,DC,F,F
12
13
14 CC420 433043005253 DIVD ADDX,WRKO,WRK1,ADC,DC,F,F
15
16
17
18
19 ;
20 ; AFTER THE FIRST STEP OF DIVISION, QUOTIENT OVERFLOW IS ANTICIPATED BY
21 ; COMPARING THE CARRY FROM BIT(0) OF THE ALU WITH THE SIGN OF THE DIVIDEND
22 CC421 434400440425 JMP T,CARRY,WD2
23 CC422 414554000001 ZB OR,WPRE
24 CC423 034400410427 JMP T,NNEG,WD1
25 CC424 4344000000452 JMP F,F,WDOFL
26
27 CC425 015554000001 WD2: ZBB OR,WPRE
28 CC426 434400410452 JMP T,NNEG,WDOFL

```

```

;WRKO:=OPERAND, (=DIVISOR)
;EX(22):=EX(23):=0
;DVS:=WRKO(0), (=DIVISOR SIGN)
;IF DIVISOR=0 THEN GOTO WDOFL

;WRK1:=WPRE, (=DIVIDEND(0:23))
;Q:=W, (=DIVIDEND(24:47))

;ADCND:=IF WRK1(0)=DVS THEN 1 ELSE 0
;WRK1 CON Q:=WRK1(1:23) CON Q CON 0

;WRK1:=IF ADCND=1 THEN WRK1-WRKO
;
;ADCND:=IF WRK1(0)=DVS THEN 1 ELSE 0
;WRK1 CON Q:=WRK1(1:23) CON Q CON ADCND

```

```

;IF CARRY=1 THEN GOTO WD2
;IF CARRY=0 AND DIVIDEND>=0
;THEN GOTO WD1
;ELSE GOTO WDOFL

;IF CARRY=1 AND DIVIDEND>=0
;THEN GOTO WDOFL

```

```

10024 GPU MICROPROGRAM GI APR 1982
01 CC427 400400000026 WD1: LDIM
02 CC430 515754000014 RZB
03 CC431 015544000014 ZBB
04
05 CC432 273043025253 DIVD
06
07
08
09
10 CC433 023154004015 DLZF
11 CC434 031443001253 DIVN
12
13
14 CC435 023154004015 DLZE
15 CC436 425440000253 MULN
16
17
18
19
20
21 CC437 014451000272 AB
22 CC440 034400020445 JMP
23 CC441 01461400026C ZA
24 CC442 43440002045C JMP
25 CC443 414470000261 AB
26 CC444 03440041045C JMP
27 CC445 415445000253 WDCOR:
28 CC446 41410100000C ZQG
29 CC447 034400430452 JMP
30 CC450 015614000261 WEND:
31 CC451 61551400000C ZGB
32
33 CC452 011654004504 WDOFL:
34 CC453 234400542674 SAB
JMP
T,IMSK,INTA
RTN

```

```

;FOR WRK2:=22
;STEP -1 UNTIL 0 DO
;BEGIN
;WRK1:=IF ADCND=1 THEN WRK1-WRKO
; ELSE WRK1+WRKO
;ADCND:=IF WRK1(0)=DVS THEN 1 ELSE 0
;WRK1 CON Q:=WRK1(1:23) CON Q CON ADCND
;END
;Q:=Q(1:23) CON ADCND
;WRK1:=IF ADCND=1 THEN WRK1-WRKO
; ELSE WRK1+WRKO
;ADCND:=IF WRK1(0)=DVS THEN 1 ELSE 0
;Q:=Q(1:23) CON ADCND
;WRK1:=IF ADCND=0 THEN WRK1+WRKO
; ELSE WRK1+0
;
; AT THIS POINT Q=QUOTIENT AND WRK1=REMAINDER
; THE EQUATION: DIVIDEND=QUOTIENT*DIVISOR+REMAINDER, IS FULFILLED
;
SUBO,WRK1,WRKO
F,NZ,WDCOR
OR,WRK1
F,NZ,WEND
EXOR,WRK1,WPRE
T,NNEG,WEND
SUNO,WRKO,WRK1
ADDO
T,OVFL,WDOFL
OR,WRK1,WPRE
OR,W
RTN
;IF REMAINDER=DIVISOR
;THEN GOTO WDCOR
;IF REMAINDER=0
;THEN GOTO WEND
;IF SIGN OF DIVIDEND=SIGN OF REMAINDER
;THEN GOTO WEND
;REMAINDER:=REMAINDER-DIVISOR
;QUOTIENT:=QUOTIENT+1
;IF OVERFLOW THEN GOTO WDOFL
;WPRE:=REMAINDER
;W:=QUOTIENT, RTN
;EX(22):=1
;IF INT MASK=1 THEN GOTO INTA ELSE RTN

```

01
 02 ;HALF-WORD INSTRUCTIONS WITH MEMORY REFERENCE
 03 ;*****
 04
 05
 06 ;LOAD HALF REGISTER, HL, OPCODE=3
 07

HL: CAL F,F,GETOP
 JMP T,ODD,HLRGT
 SWAP WRKO,WRKO
 HLRGT: SAB AND,M12,WRKO,WRKO
 ZBQ OR,W
 SOB CAND,M12,W
 ABB OR,WRKO,W RTN

08 CC454 034402000321 ; WRKO:= OPERAND
 09 CC455 034400620457 ; IF ODD ADDR THEN GOTO HLRGT
 10 CC456 015354001252 ; WRKO:= WRKO(12:23) CON WRKO(0:11)
 11 CC457 411660006252 ; WRKO:= 12 EXT 0 CON WRKO(12:23)
 12 CC460 414154000000 ; Q:= W
 13 CC461 011724006000 ; W:=W(0:11) CON 12 EXT 0
 14 CC462 61545400024C ; W:=W OR WRKO, RTN
 15
 16

;LOAD INTEGER HALF-WORD (BYTE), ZERO EXTENSION, BZ, OPCODE=23
 17
 18

BZ: CAL F,F,GETOP
 JMP T,ODD,BZRGTT
 SWAP WRKO,WRKO
 BZRGTT: SAB AND,M12,WRKO,W RTN

19 CC463 034402000321 ; WRKO:=OPERAND
 20 CC464 434400620466 ; IF ODD ADDR THEN GOTO BZRGTT
 21 CC465 015354001252 ; WRKO:=WRKO(12:23) CON WRKO(0:11)
 22 CC466 21166000624C ; W:=12 EXT 0 CON WRKO(12:23), RTN
 23
 24

;LOAD INTEGER HALF-WORD (BYTE), SIGN EXTENSION, BL, OPCODE=2
 25
 26

BL: CAL F,F,GETOP
 JMP T,ODD,BLRGTT
 SWAP WRKO,WRKO
 BLRGTT: EXT WRKO,W RTN

27 CC467 034402000321 ; WRKO:= OPERAND
 28 CC470 434400620472 ; IF ODD ADDR THEN GOTO BLRGT
 29 CC471 015354001252 ; WRKO:= WRKO(12:23) CON WRKO(0:11)
 30 CC472 61535400064C ; W:= 12 EXT WRK(12) CON WRKO(12:23), RTN

;ADD INTEGER HALF-WORD (BYTE), BA, OPCODE = 22

```

01
02
03 CC473 034402000321 BA: CAL F, FALSE, GETOP WRKO: = OPERAND
04 CC474 011664005104 SAB CAND, M2, STAT, STAT ; EX(22): = EX(23): = 0
05 CC475 434400620477 JMP T, ODD, BARGT ; IF I/O ADDR(23) = 1 THEN GOTO BARGT
06 CC476 015354001252 SWAP WRKO, WRKO ; WRKO: = WRKO(12:23) CON WRKO(0:11)
07 CC477 015354000652 BARGT: EXT WRKO, WRKO ; WRKO: = 12EXT WRKO(12) CON WRKO(12:22)
08 CC500 01544000024C ABB ADD, WRKO, W ; W: = W + WRKO
09 CC501 434400430352 JMP T, OVFL, INOFL ; IF OVERFLOW THEN GOTO INOFL
10 CC502 215542000004 ZBB ADDC, STAT RTN ; EX(23): = CARRY, RETURN
11
12

```

;SUBTRACT INTEGER HALF-WORD (BYTE), BS, OPCODE = 21

```

13
14
15 CC503 034402000321 BS: CAL F, FALSE, GETOP WRKO: = OPERAND
16 CC504 011664005104 SAB CAND, M2, STAT, STAT ; EX(22): = EX(23): = 0
17 CC505 434400620507 JMP T, ODD, BSRGT ; IF ODD ADDR THEN GOTO BSRGT
18 CC506 015354001252 SWAP WRKO, WRKO ; WRKO: = WRKO(12:23) CON WRKO(0:11)
19 CC507 015354000652 BSRGT: EXT WRKO, WRKO ; WRKO: = 12EXT WRKO(12) CON WRKO(12:23)
20 CC510 01544500024C ABB SUNO, WRKO, W ; W: = W - WRKO
21 CC511 434400430352 JMP T, OVFL, INOFL ; IF OVERFLOW THEN GOTO INOFL
22 CC512 215542000004 ZBB ADDC, STAT RTN ; EX(23): = CARRY
23
24

```

;LOAD EXCEPTION REGISTER, XL, OPCODE = 20

```

25
26
27 CC513 034402000321 XL: CAL F, FALSE, GETOP WRKO: = OPERAND
28 CC514 434400620516 JMP T, ODD, XLRGT ; IF ODD ADDR THEN GOTO XLRGT
29 CC515 015354001252 SWAP WRKO, WRKO ; WRKO: = WRKO(12:23) CON WRKO(0:11)
30 CC516 400400000007 XLRGT: LDIM C000, 0007 ; IMOP: = 0000007
31 CC517 015660000252 RAB AND, IMOP, WRKO, WRKO ; WRKO: = 21EXTO CON WRKO(21:23)
32 CC520 415664000104 RAB CAND, IMOP, STAT, STAT ; STAT: = STAT(0:20) CON 3 EXT 0
33 CC521 2154540000244 ABB OR, WRKO, STAT RTN ; STAT: = STAT(0:20) CON WRKO(21:23), RETURN

```

```

!0027 GPU MICROPROGRAM  GI APR 1982
01 ;STORE INSTRUCTIONS
02 ;*****
03 ;
04 ;
05 ;SUBROUTINE STORE WORD
06 ;
07 ;STORES W(IR) IN THE ADDRESSED MEMORY LOCATION
08 ; RETURNS WITH: I/O ADDRESS=ADDRESS OF MEMORY LOCATION
09 ;                : WRK1=SB+BASE
10 ;
11 CC522 41164000C573 STWD:  SAB      ADD,BASE,SB,WRK1
12 CC523 41064500126C      SA      SUNO,LLIM,WRK1
13 CC524 43440001C532      JMP     F,NNEG,STWD1
14 CC525 41065000166C      SA      SUB,ULIM,WRK1
15 CC526 434400012672      JMP     F,NNEG,INTO
16 CC527 01455403000C      ZBR    OR,W,DATO
17 CC530 014554620013      ZBR    OR,WRK1,WRTP
18 CC531 634400602672      JMP     T,NMADR,INTO          RTN
19 CC532 4141540000CC      STWD1: ZBQ
20 CC533 41064500556C      STWD2: SA      SUNO,M8,SB
21 CC534 034400412672      JMP     T,NNEG,INTO
22 CC535 414554220007      ZBR    CR,SB,READP
23 CC536 434400612672      JMP     T,NWADR,INTO
24 CC537 615514000003      ZBQ     CR,GRX          RTN

;WRK1:=SB+BASE
;IF WRK1<LOWER LIMIT
;THEN GOTO STWD1
;IF WRK1>=UPPER LIMIT
;THEN GOTO INTO
;DATAOUT:=W(IR)
;I/O ADDR:=WRK1, WRITEP
;IF I/O ADDR<8 THEN GOTOINTO ELSE RTN
;Q:=W(IR)
;IF SB>=8
;THEN GOTO INTO
;I/O ADDR:=SB, READP
;IF 0<=I/O ADDR<8 THEN GOTO INTO
;W(I/O ADDR):=Q, RTN

```

;STORE REGISTER, RS, OPCODE=27

01
02
03 CC540 034402000522 RS: CAL F,F,STWD
04 CC541 634404642656 WJMP T,BERR,INTB RTN
05
06
07

;STORE DOUBLE REGISTER, DS, OPCODE=67

08
09 CC542 034402000522 DS: CAL F,F,STWD
10 CC543 014154000001 ZBQ OR,WPRE
11 CC544 434400210555 JMP F,NWADR,DS1
12 CC545 011645004673 SAB SUNO,C2,WRK1,WRK1
13 CC546 41064500126C SA SUNO,LLIM,WRK1
14 CC547 434400010557 JMP F,NEG,DS2
15 CC550 034404642656 WJMP T,BERR,INTB
16 CC551 414554030001 ZBR OR,WPRE,DATO
17 CC552 41461462026C ZAR OR,WRK1,WRTP
18 CC553 034400602672 JMP T,NMADR,INTO
19 CC554 634404642656 WJMP T,BERR,INTB RTN
20

21
22 CC555 011645224567 DS1: SABR SUNO,C2,SB,SB,READP
23 CC556 615514000003 ZQB OR,GRX RTN

24
25 CC557 011645004567 DS2: SAB SUNO,C2,SB,SB
26 CC560 434400000533 JMP F,F,STWD2

MEM(ADDR):=W(IR)
;WAIT, IF BUSERROR THEN GOTO INTB ELSE RTN

;MEM(ADDR):=W(IR)
;Q:=WPRE(IR)
;IF Q<I/O ADDR<8 THEN GOTO DS1
;WRK1:=WRK1-2
;IF WRK1<LOWER LIMIT
;THEN GOTO DS2
;IF BUSERROR THEN GOTO INTB
;DATAOUT:=WPRE(IR)
;I/O ADDR:=WRK1, WRITEP
;IF I/O ADDR<8 THEN GOTOINTO
;WAIT,
;IF BUSERROR THEN GOTO INTB ELSE RTN

;I/O ADDR:=SR, READP
;W(I/O ADDR):=Q, RTN

;SR:=SB-2
;GOTO STWD2

```

!0029 GPU MICROPROGRAM GI APR 1982
01 ;SUBROUTINE GET OPERAND FOR WRITE MODIFICATION
02 ;
03 ; FETCHES AN OPERAND FROM THE MEMORY LOCATION ADDRESSED BY SB+BASE
04 ; OR FROM W(SB) IF 0=<SB<8.
05 ; RETURNS WITH WRKO=FETCHED OPERAND
06 ;
07 CC561 41164022C575 GTWOP: SADR ADD,BASE,SB,WRK3,READP ; I/O ADDR:=WRK3:=SB+BASE, READP
08 CC562 434400600572 JMP T,NMADR,GTW01 ; IF I/O ADDR < 8 THEN GOTO GTW01
09 CC563 41064500132C SA SUNO,LLIM,WRK3 ; IF WRK3 < LOWER LIMIT
10 CC564 034400010571 JMP F,NNEG,GTW02 ; THEN GOTO GTW02
11 CC565 41065000172C SA SUB,ULIM,WRK3 ; IF WRK3 <= UPPER LIMIT
12 CC566 434400012672 JMP F,NNEG,INT0 ; THEN GOTO INTO
13 CC567 034404642656 WJMP T,BERR,INTB ; WAIT, IF BUSERROR THEN GOTO INTB
14 CC570 615754001412 RZB OR,DATI,WRKO RTN ; WRKO:= DATAIN, RTN
15 ;
16 CC571 034404000572 GTW02: WJMP F,F,GTW01 ; WAIT, GOTO GTW01
17 CC572 01461422016C GTW01: ZAR CR,SB,READP ; I/O ADDR:= SB, READP
18 CC573 034400210575 JMP F,NWADR,GTW03 ; IF 0 =< I/O ADDR < 8 THEN GOTO GTW03
19 CC574 434404002672 WJMP F,F,INT0 ; WAIT, GOTO INTO
20 ;
21 CC575 414154000003 GTW03: ZBQ OR,GRX ; G:= W(I/O ADDR)
22 CC576 615514000012 ZQB OR,WRKO RTN ; WRKO:= G, RTN

```


STORE HALF REGISTER, HS, OPCODE = 32

```

01
02
03 CC0577 434402000561 HS: CAL F,F,GTWOP
04 CC0600 4141540000CC CR,W
05 CC0601 011720006013 AND,M12,WRK1
06 CC0602 434400620613 T,ODD,HSRGT
07 CC0603 015354001273 HSLFT: SWAP WRK1,WRK1
08 CC0604 411660006252 AND,M12,WRKO,WRKO
09
10 CC0605 415454030272 HSTOR: ABBR CR,WRK1,WRKO,DATC
11 CC0606 434400210612 JMP F,NWADR,HSREG
12 CC0607 01064062056C SAR ADD,BASE,SB,WRTP
13 CC0610 034400602672 JMP T,NMADR,INTB RTN
14 CC0611 634404642656 WJMP T,BERR,INTB RTN
15 CC0612 615614000243 HSREG: ZAB CR,WRKO,GRX RTN
16
17 CC0613 011664006252 HSRGT: SAB CAND,M12,WRKO,WRKO
18 CC0614 4344000066C5 JMP F,F,HSTOR
19

```

STORE EXCEPTION REGISTER, XS, OPCODE = 33

```

20
21
22
23 CC0615 434402000561 XS: CAL F,F,GTWOP
24 CC0616 4004000000C7 LDIM O,7
25 CC0617 015660000113 RAB AND,IMOP,STAT,WRK1
26 CC0620 434400620613 JMP T,ODD,HSRGT
27 CC0621 4344000006C3 JMP F,F,HSLFT

```

```

; WRKO:= MEMORY WORD
; O:= W
; WRK1:= 12EXTD CON 0(12:23)
; IF I/O ADDR(23) = 1 THEN GOTO HSRGT
; WRK1:= WRK1(12:23) CON WRK1(0:11)
; WRKO:= 12EXT 0 CON WRKO(12:23)
;
; DATOUT:= WRKO:= WRKO OR WRK1
; IF 0 =< I/O ADDR < 8 THEN GOTO HSRGT
; I/O ADDR:= SP + BASE, WRTP
; IF I/O ADDR < 8 THEN GOTO INFO
; WAIT, IF BUSERROR THEN GOTO INTB ELSE RTN
; W(I/O ADDR):= WRKO, RTN
;
; WRKO:= WRKO(0:11) CON 12EXT0
; GOTO HSTOR
;
; WRKO:= MEMORY WORD
; WRK1:= 23 EXT 0 CON EX
; IF I/O ADDR(23) = 1 THEN GOTO HSRGT
; GOTO HSLFT

```

```

10031 GPU MICROPROGRAM GI APR 1982
01 ;EXCHANGE REGISTER AND MEMORY WORD, RX, OPCODE = 31
02
03 C0622 434402000561 RX: CAL F,F,GTWOP ; WRKO:= MEMORY WORD
04 C0623 414154000000 ZB0 OR,W ; G:= W(IR)
05 C0624 414514030000 ZGR OR,DATO ; DATAOUT:= G
06 C0625 034400210631 JMP F,NWADR,RXREG ; IF D =< I/O ADDR < 8 THEN GOTO RXREG
07 C0626 010640620560 SAR ADD,BASE,SB,WRTD ; I/O ADDR:= SB + BASE, WRITEP
08 C0627 015614000240 ZAB OR,WRKO,W ; W(IR):= WRKO
09 C0630 634404642656 WJMP T,BERR,INTB RTN ; IF BUSERROR THEN GOTO INTB ELSE RTN
10 C0631 015514000003 ZQB OR,GRX ; W(I/O ADDR):= G
11 C0632 6156140000240 ZAB OR,WRKO,W RTN ; W(IR):= WRKO, RTN

```

!CC32 GPU MICROPROGRAM GI APP 1982

;DOUBLE-WORD INSTRUCTIONS WITH MEMORY REFERENCE
;*****

;SUBROUTINE GET DOUBLE-WORD

; FETCHES A DOUBLE-WORD FROM THE ADDRESSED MEMORY LOCATION
; AND THE PRECEDING MEMORY LOCATION.
; RETURNS WITH: WRK1 = WORD(ADDRESS)
; WRK0 = WORD(ADDRESS-2)

```

12 CC633 011640220574 GTDWD:  SABR  ADD,BASE,SB,WRK2,READP
13 CC634 034400600652          JMP   T,NMADR,GTDW1
14 CC635 0106450013CC          SA    SUNO,LLIM,WRK2
15 CC636 434400010651          JMP   F,NEG,GTDW2
16 CC637 01065000170C          SA    SUB,ULIM,WRK2
17 CC640 434400010651          JMP   F,NEG,GTDW2
18 CC641 034404642656          WJMP  T,BERR,INTB
19 CC642 415754001413          RZB  OR,DATI,WRK1
20 CC643 011645224714          SABR  SUNO,C2,WRK2,WRK2,READP
21 CC644 011645004567          SAB  SUNO,C2,SB,SB
22 CC645 0106450013CC          SA    SUNO,LLIM,WRK2
23 CC646 434400010661          JMP   F,NEG,GTDW3
24 CC647 034404642656          WJMP  T,BERR,INTB
25 CC650 615754001412          RZB  OR,DATI,WRK0      RTN

27 CC651 434404000652 GTDWD2:  WJMP  F,F,GTDW1
28 CC652 01461422016C GTDWD1:  ZAR   OR,SB,READP
29 CC653 034400610665          JMP   T,NWADR,GTDW6
30 CC654 414154000003          ZBQ  OR,GRX
31 CC655 415514000013          ZQB  OR,WRK1
32 CC656 011645224567          SABR  SUNO,C2,SB,SB,READP
33 CC657 414154000003 GTDWD5:  ZBQ  OR,GRX
34 CC660 615514000012          ZQB  OR,WRK0 RTN

36 CC661 434404000662 GTDWD3:  WJMP  F,F,GTDW4
37 CC662 01461422016C GTDWD4:  ZAR   OR,SB,READP
38 CC663 034400210657          JMP   F,NWADR,GTDW5
39 CC664 034400002672          JMP   F,F,INTO

; I/O ADDR:= WRK2:= SB + BASE, READP
; IF I/O ADDR < 8 THEN GOTO GTDW1
; IF WRK2 < LOWER LIMIT
; THEN GOTO GTDW2
; IF WRK2 >= UPPER LIMIT
; THEN GOTO GTDW2
; WAIT, IF BUSERROR THEN GOTO INTB
; WRK1:= DATABIN
; I/O ADDR:= WRK2:= WRK2 - 2, READP
; SB:= SB - 2
; IF WRK2 < LOWER LIMIT
; THEN GOTO GTDW3
; WAIT, IF BOSERROR THEN GOTO INTB
; WRK0:= DATABIN, RETURN

; WAIT, GOTO GTDW1
; I/O ADDR:= SB, READP
; IF 0 > I/O ADDR >= 8 THEN GOTO GTDW6
; Q := W(I/O ADDR)
; WRK1:= Q
; I/O ADDR:= SB:= SB - 2
; Q:= W(I/O ADDR)
; WRK0:= Q, RETURN

; WAIT, GOTO GTDW4
; I/O ADDR:= SB, READP
; IF 0 = I/O ADDR < 8 THEN GOTO GTDWS
; GOTO INTO

```

```

!0033 GPU MICROPROGRAM GI APR 1982
01 CC665 034400602672 GTDW6: JMP
02 CC666 41065000016C SA
03 CC667 434400012672 JMP
04 CC670 034404642656 WJMP
05 CC671 415754001413 RZB
06 CC672 011645224567 SABR
07 CC673 034400602672 JMP
08 CC674 034404642656 WJMP
09 CC675 615754001412 RZB

```

```

T,NMADR,INTO
SUB,CPA,SB
F,NNEG,INTO
T,BERR,INTB
OR,DATI,WRK1
SUNO,C2,SB,SB,READP
T,NMADR,INTO
T,BERR,INTB
OR,DATI,WRKO RTN

```

```

; IF I/O ADDR < 8 THEN GOTO INTO
; IF SB >= CPA
; THEN GOTO INTO
; WAIT, IF BUSERROR THEN GOTO INTB
; WRK1:= DATAIN
; I/O ADDR:= SB := SB - 2
; IF I/O ADDR < 8 THEN GOTO INTO
; WAIT, IF BUSERROR THEN GOTO INTB
; WRKO:= DATAIN, RETURN

```

;LOAD DOUBLE REGISTER, DL, OPCODE = 66

```

; WRK1:= WORD(ADDR), WRKO:= WORD(ADDR-2)
; W(IR):= WRK1
; IF I/O ADDR<8 THEN GOTO DL1
; WPRE(IR):= WRKO, RETURN
; WPRE(IR):=W(I/O ADDR), RTN

```

```

F,F,GTDWD
OR,WRK1,W
T,NMADR,DL1
OR,WRKO,WPRE RTN
OR,GRX
OR,WPRE RTN

```

```

CAL
ZAB
JMP
ZAB
ZBQ
ZQB
DL1:
ZBQ
ZQB
DL1:
ZBQ
ZQB

```

;ADD INTEGER DOUBLE WORD, AA, OPCODE = 70

```

; WRK1:= WORD(ADDR), WRKO:= WORD(ADDR-2)
; EX(22):= EX(23):= 0
; W(IR):= W(IR) + WRK1
; Q:=IF CARRY THEN 0 ELSE -1
; ADCND:=CARRY
; IF I/O ADDR<8 THEN
; WRKO:=W(I/O ADDR)
; WPRE(IR):= WPRE(IR)+WRKO+ADCND
; IF OVERFLOW THEN GOTO INOFL
; EX(23):= CARRY, RTN

```

```

F,F,GTDWD
CAND,M2,STAT,STAT
ADD,WRK1,W
SUBC,WRK5,WRK5
OR,WRK5,Z,MC
T,NMADR,GTDW5
ADDX,WRKO,WPRE
T,OVFL,INOFL
ADDC,STAT RTN

```

```

CAL
SAB
ABB
ABQ
DSRB
CAL
ABB
JMP
ZBB
AA:
CAL
SAB
ABB
ABQ
DSRB
CAL
ABB
JMP
ZBB
DL1:
ZBQ
ZQB
DL1:
ZBQ
ZQB

```

```

10035 GPU MICROPROGRAM GI APR 1982
01 ;SUBTRACT INTEGER DOUBLE WORD, SS, OPCODE = 71
02
03 00715 034402000633 SS:
04 00716 011664005104 F,F,GTDWD
05 00717 41544500026C CAND,M2,STAT,STAT
06 00720 014052000377 SUNO,WRK1,W
07 00721 022154000417 SUBC,WRK5,WRK5
08 00722 434402600657 OR,WRK5,Z,MC
09 T,NMADR,GTDW5
10 00723 015447000241 SUNX,WRK0,WPRE
11 00724 434400430352 T,OVFL,INOFL
12 00725 215542000004 ADDC,STAT
13 RTN
; WRK1:= WORD(ADDR), WRKO:= WORD(ADDR-2)
; EX(22):= EX(23):= 0
; W(IR):= W(IR) - WRK1
; G:= IF CARRY THEN 0 ELSE -1
; ADCND:= CARRY
; IF I/O ADDR<8 THEN
; WRKO:= W(I/O ADDR)
; WPRE(IR):= WPRE(IR)-WRKO-1+ADCND
; IF OVERFLOW THEN GOTO INOFL
; EX(23):= CARRY, RTN

```

!CC36 GPU MICROPROGRAM GI APR 1982

01 ;SHIFT INSTRUCTIONS
02 ;*****
03 ;*****
04 ;*****

05 ;SUBROUTINE SET SHIFT COUNT

06 ;
07 ; WRKC:= IF 0 < WRKO =< 48 THEN WRKO
08 ; IF -48 =< WRKO < 0 THEN -WRKO ELSE 48

09 ;
10 CC726 415551000012 SCNTR: ZBB SUBO,WRKO ; WRKO:= -WRKO
11 CC727 00040000006C SCNTL: LDIM C,60 ; IMOP:= 48.
12 CC730 41464400024C SUN,IMOP,WRKO ; IF WRKO > 48
13 CC731 234400410732 T,NNEG,SCNT1 RTN ; THEN GOTO LDCNT ELSE RETURN
14 CC732 615754000012 SCNT1: RZB OR,IMOP,WRKO ; WRKO:= 48, RETURN

```

10037 GPU MICROPROGRAM GI APR 1982
01 ; ARITHMETICALLY SHIFT SINGLE, AS, OPCODE = 44
02
03 00733 415614000172 AS: ZAB OR,SB,WRKO
04 00734 034400010751 JMP F,NEG,ASR
05 00735 434400020755 JMP F,NZ,ASR1
06 00736 434402000727 ASL: CAL F,F,SCNTL
07 00737 011664005104 SAB CAND,M2,STAT,STAT
08 00740 115554000000 ZBB OR,W PUSH
09
10 00741 034402450750 CAL T,NORM,ASOF1
11 00742 015544000012 ZBB SUN,WRKO
12 00743 263554020000 SLZB OR,W,Z,NL,F,NZ LRTN
13
14 00744 034402450750 CAL T,NORM,ASOF1
15 00745 410660004500 ASLOF: SA AND,C2,STAT
16 00746 6344000420747 JMP T,NZ,ASOF2
17 00747 2344000542674 ASOF2: JMP T,IMSK,INTA
18
19 00750 611654004504 ASOF1: SAB OR,C2,STAT,STAT
20
21
22 00751 0344020000726 ASR: CAL F,F,SCNTR
23 00752 115554000000 ZBB OR,W PUSH
24
25 00753 015544000012 ZBB SUN,WRKO
26 00754 262540024000 SRZB ADD,W,SGN,NL,F,NZ
27
28 00755 611664005104 ASR1: SAB CAND,M2,STAT,STAT

```

```

; WRKO:= SB
; IF SB < 0 THEN GOTO ASR
; IF SB = 0 THEN GOTO ASR1
; WRKO:= IF WRKO > 48 THEN 48 ELSE WRKO
; EX(22):=EX(23):=0
; W:= W, PUSH
; IF W(0) <> W(1) THEN EX(22):=1
; WRKO:= WRKO - 1
; W:= W(1:23) CON C
; IF WRKO = 0 THEN POP ELSE REPEAT
; IF W(0)<>W(1) THEN EX(22):=1
; IF EX(22)=1
; THEN GOTO ASOF2 ELSE RTN
; IF INT MASK=1 THEN GOTO INTA ELSE RTN
; EX(22):=1, RTN
; WRKO:= IF WRKO >= -48 THEN -WRKO ELSE 48
; W:= W, PUSH
; WRKO:= WRKO - 1
; W:= W(0) CON W(0:22)
; IF WRKO = 0 THEN POP ELSE REPEAT
; EX(22):= EX(23):= 0, RETURN

```


10038 GPU MICROPROGRAM GI APR 1982
; ARITHMETICALLY SHIFT DOUBLE, AD, OPCODE = 45

```

01 00756 011664005104 AD: SAB
02 00757 414154000000 ZBQ
03 00760 415614000172 ZAB
04 00761 034400010773 JMP
05 00762 634400420763 JMP
06 00763 434402000727 ADL: CAL
07 00764 515554000001 ZBB
08 00765 034402450750 T,NORM,ASOF1
09 00766 015544000012 SUN,WRKO
10 00767 263154020001 GR,WPRE,Z,NL,F,NZ LRTN
11 00770 034402450750 T,NORM,ASOF1
12 00771 015514000000 OR,W
13 00772 434400000745 F,F,ASLOF
14
15 00773 034402000726 ADL: CAL
16 00774 515554000001 ZBB
17 00775 015544000012 SUN,WRKO
18 00776 262140024001 ADD,WPRE,SGN,NL,F,NZ LRTN
19 00777 615514000000 OR,W RTN
20
21 EX(22):= EX(23) := 0
22 Q:= W
23 WRKO := SB
24 IF SB < 0 THEN GOTO ADR
25 IF SB <> 0 THEN GOTO ADL ELSE RTN
26 WRKO:= IF WRKO = 48 THEN WRKO ELSE 48
27 WPRE:= WPRE, PUSH
28
29 IF WPRE(0) <> WPRE(1) THEN EX(22):=1
30 WRKO:= WRKO - 1
31 WPRE CON Q:= WPRE(1:22) CON Q CON 0
32 IF WRKO = 0 THEN POP ELSE REPEAT
33
34 IF WPRE(0)<>WPRE(1) THEN EX(22):=1
35 W:= Q
36 GOTO ASLOF
37
38 WRKO:= IF WRKO <= -48 THEN -WRKO ELSE 48
39 WPRE:= WPRE, PUSH
40
41 WRKO:= WRKO - 1
42 WPRE CON Q:= WPRE(0) CON WPRE CON Q(0:22)
43 IF WRKO = 0 THEN POP ELSE REPEAT
44 W:= Q, RTN

```

10039 GPU MICROPROGRAM GI APR 1982
 ;LOGICALLY SHIFT SINGLE, LS, OPCODE = 46

```

01
02
03 C1000 415614000172 LS: ZAB OR,SB,WRKO
04 C1001 034400011010 JMP F,NEG,LSR
05 C1002 6344004210C3 JMP T,NZ,LSL RTN
06 C1003 434402000727 LSL: CAL F,F,SCNTL
07 C1004 1155540000C0 ZBB OR,W PUSH

```

```

08
09 C1005 015544000012 SUN,WRKO
10 C1006 2635540200C0 SLZB OR,W,Z,NL,F,NZ LRTN
11
12

```

```

13 C1007 2155540000C0 ZBB OR,W RTN
14
15 C1010 034402000726 LSR: CAL F,F,SCNTR
16 C1011 1155540000C0 ZBB OR,W PUSH

```

```

17
18 C1012 015544000012 SUN,WRKO
19 C1013 6625540200C0 SRZB OR,W,Z,NL,F,NZ LRTN
20
21 C1014 2155540000C0 ZBB OR,W RTN
22

```

;LOGICALLY SHIFT DOUBLE, LD, OPCODE = 47

```

23
24 C1015 415614000172 LD: ZAB OR,SB,WRKO
25 C1016 034400011025 JMP F,NEG,LDR
26 C1017 23440042102C JMP T,NZ,LDL RTN
27 C1020 434402000727 LDL: CAL F,F,SCNTL
28 C1021 1141540000C0 ZBQ OR,W PUSH

```

```

29
30 C1022 015544000012 SUN,WRKO
31 C1023 2631540200C1 DLZB OR,WPRE,Z,NL,F,NZ LRTN
32
33 C1024 6155140000C0 ZQB OR,W RTN

```

```

34
35 C1025 034402000726 LDR: CAL F,F,SCNTR
36 C1026 1141540000C0 ZBQ OR,W PUSH

```

```

37
38 C1027 015544000012 SUN,WRKO
39 C1030 6621540200C1 DRZB OR,WPRE,Z,NL,F,NZ LRTN
40
41 C1031 6155140000C0 ZQB OR,W RTN

```

```

; WRKO:= SB
; IF SB < 0 THEN GOTO LSR
; IF SB <> 0 THEN GOTO LSL ELSE RTN
; WRKO:= IF WRKO =< 48 THEN WRKO ELSE 48
; W:= W, PUSH

; WRKO:= WRKO - 1
; W:= W(1:23) CON 0
; IF WRKO = 0 THEN POP ELSE REPEAT

; W:= W, RTN

; WRKO:= IF WRKO >= -48 THEN -WRKO ELSE 48
; W:= W, PUSH

; WRKO:= WRKO - 1
; W:= 0 CON W(0:22)
; IF WRKO = 0 THEN POP ELSE REPEAT
; W:= W, RTN

; WRKO:= SB
; IF SB < 0 THEN GOTO LDR
; IF SB <> 0 THEN GOTO LDL ELSE RTN
; WRKO:= IF WRKO =< 48 THEN WRKO ELSE 48
; Q:= W, PUSH

; WRKO:= WRKO - 1
; WPRE CON Q:= WPRE(1:22) CON Q CON 0
; IF WRKO = 0 THEN POP ELSE RTN
; W:= Q, RTN

; WRKO:= IF WRKO >= -48 THEN -WRKO ELSE 42
; Q:= W, PUSH

; WRKO:= WRKO - 1
; WPRE CON Q:= 0 CON WPRE(0:23) CON Q(0:22)
; IF WRKO = 0 THEN POP ELSE REPEAT
; W:= Q, RTN

```

10C4C GPU MICROPROGRAM GI APR 1982

;NORMALIZE SINGLE, NS, OPCODE = 42

```

01
02
03 C1032 014554000000 NS:
04 C1033 034400021045
05 C1034 111750004413
06
07 C1035 415544000013
08 C1036 014554000000
09 C1037 263554450000
10
11 C1040 422554002000
12 C1041 411660006273 NS3:
13 C1042 434402000561 NS2:
14 C1043 434400620613
15
16 C1044 434400000603
17
18
19 C1045 411754002013 NS1:
20 C1046 034400001042
21
22

```

```

; IF W=0
; THEN GOTO NS1
; WRK1:= 1, PUSH

; WRK1:=WRK1-1
; NORM:=IF W(0)<>W(1) THEN 1 ELSE 0
; SH LINK CON W:= W(0:23) CON 0
; IF SH LINK <> W(0) THEN POP ELSE REPEAT
; W:= SHLINK CON W(0:22)
; WRK1:= 12 EXT 0 CON WRK1(12:23)
; WRK0:= WORD(ADDR)
; WORD(ADDR):= WORD(0:11) CON WRK1(12:23),
; RTN
; WORD(ADDR):= WRK1(12:23) CON WORD(12:23),
; RTN

; WRK1:= 12 EXT 0 CON -2048
; GOTO NS2

```

```

OR,W
F,NZ,NS1
SUB,C2,WRK1
PUSH

SUN,WRK1
OR,W
OR,W,Z,NL,T,NORM
LRTN

OR,W,LNK,PL
AND,M12,W,1,WRK1
F,F,GTWOP
T,ODD,HSRGT

F,F,HSLFT

OR,MESS,WRK1
F,F,NS2

```

```

10041 GPU MICROPROGRAM  GI APR 1982
01      ;NORMALIZE DOUBLE, ND, OPCODE = 43
02
03 C1047 4145540000C1 ND:      OR,WPRE
04 C1050 034400421053      T,NZ,ND1
05 C1051 0145540000CC      OR,W
06 C1052 034400021045      F,NZ,NS1
07 C1053 4141540000CC ND1:    OR,W
08 C1054 111750004413      SUB,C2,WRK1      PUSH
09
10 C1055 415544000013      SUN,WRK1
11 C1056 4145540000C1      OR,WPRE
12 C1057 2631544500C1      OR,WPRE,Z,NL,T,NORM      LRTN
13
14 C1060 4221540020C1      OR,WPRE,LNK,NL
15 C1061 0155140000CC      OR,W
16 C1062 034400001041      F,F,NS3

```

```

; 0 OR WPRE
; IF WPRE <> 0 THEN GOTO ND1
; IF WPRE CON W = 0 THEN GOTO NS1
; Q:=W
; WRK1:= 1, PUSH
; WRK1:=WRK1-1
; NORM:=IF WPRE(0)<>WPRE(1) THEN 1 ELSE 0
; SHLINK CON WPRE CON Q:= WPRE CON Q CON 0
; IF SHLINK <> WPRE(0) THEN POP ELSE REPEAT
; WPRE CON Q := SHLINK CON WPRE CON Q(0:22)
; W:=Q
; GOTO NS3

```

!CC42 GPU MICROPROGRAM GI APR 1982

;SKIP INSTRUCTIONS
;*****

;SKIP INSTRUCTIONS WHICH SKIPS JUMPS TO THIS CODE

07 C1063 011640004525 SKIP: SAB ADD,C2,IC,IC ; IC:= IC + 2
08 C1064 61164000461C RTN ; PC:= PC + 2

;SKIP IF REGISTER HIGH, SH, OPCODE = 50

13 C1065 01445100016C SH: AR SUBO,SB,W ; SB = W
14 C1066 03440043107C JMP T,OVFL,SH4 ; IF OVERFLOW THEN GOTO SH1
15 C1067 234400011063 JMP F,NNNEG,SKIP RTN ; IF (SB=W) < 0 THEN GOTO SKIP ELSE RTN
16 C1070 634400411063 SH1: JMP T,NNNEG,SKIP RTN ; IF (SB=W) >= 0 THEN GOTO SKIP ELSE RTN

;SKIP IF REGISTER LOW, SL, OPCODE = 51

21 C1071 01444500016C SL: AB SUNO,SB,W ; W = SR
22 C1072 434400431074 JMP T,OVFL,SL1 ; IF OVERFLOW THEN GOTO SL1
23 C1073 234400011063 JMP F,NNNEG,SKIP RTN ; IF (W=SB) < 0 THEN GOTO SKIP ELSE RTN
24 C1074 634400411063 SL1: JMP T,NNNEG,SKIP RTN ; IF (W=SB) >= 0 THEN GOTO SKIP ELSE RTN

;SKIP IF REGISTER EQUAL, SE, OPCODE = 52

29 C1075 01445100016C SE: AB SUBO,SB,W ; IF (SB=W) = 0
30 C1076 234400021063 JMP F,NZ,SKIP RTN ; THEN GOTO SKIP ELSE RTN

```

!0043 GPU MICROPROGRAM GI APR 1982
01 ;SKIP IF REGISTER NOT EQUAL, SN, OPCODE = 53
02
03 C1077 01445100016C SN: AB SUBO,SB,W ; IF (SB=W) <> 0
04 C1100 634400421063 JMP T,NZ,SKIP RTN ; THEN GOTO SKIP ELSE RTN
05
06
07 ;SKIP IF REGISTER BITS ONE, SO, OPCODE = 54
08
09 C1101 014060000160 SO: ABQ AND,SB,W ; Q: = SB AND W
10 C1102 41441100016C AG SUBO,SB ; IF SB = SB AND W
11 C1103 234400021063 JMP F,NZ,SKIP RTN ; THEN GOTO SKIP ELSE RTN
12
13
14 ;SKIP IF REGISTER BITS ZERO, SZ, OPCODE = 55
15
16 C1104 41446000016C SZ: AB AND,SB,W ; IF SB AND W = 0
17 C1105 234400021063 JMP F,NZ,SKIP RTN ; THEN GOTO SKIP ELSE RTN
18
19
20 ;SKIP IF NO EXCEPTIONS, SX, OPCODE = 56
21
22 C1106 400400000007 SX: LDIM C,7
23 C1107 4142600001CC RAQ AND,IMOP,STAT ; Q: = 21 EXT 0 CON EX(21:23)
24 C1110 01442000016C AG AND,SB ; IF (21 EXT 0 CON EX) = 0
25 C1111 234400021063 JMP F,NZ,SKIP RTN ; THEN GOTO SKIP ELSE RTN

```

```

!0044 GPU MICROPROGRAM GI APR 1982
01 ;SKIP IF NO WRITE PROTECTION, SP, OPCODE = 25
02
03 01112 4145540000C7 SP: OR,SB
04 01113 234400411114 JMP T,NNEG,SKPP1 RTN
05 SKPP1:
06 01114 411640000573 SAB ADD,BASE,SB,WRK1
07 01115 41064500126C SA SUNO,LLIM,WRK1
08 01116 034400011121 JMP F,NNEG,SKPP2
09 01117 01064500166C SA SUNO,ULIM,WRK1
10 01120 234400011063 JMP F,NNEG,SKIP RTN
11
12 01121 41064500556C SKPP2: SA SUNO,M8,SB
13 01122 234400011063 JMP F,NNEG,SKIP RTN

```

```

; IF SB < 0
; THEN RTN

; WRK1:= SB + BASE
; IF (SB+BASE) < LOWER LIMIT
; THEN GOTO SKPP2
; IF (SB + BASE) < UPPER LIMIT
; THEN GOTO SKIP ELSE RTN

; IF SB < 8.
; THEN GOTO SKIP ELSE RTN

```

```

10045 GPU MICROPROGRAM  GI APR 1982
01 ;JUMP INSTRUCTIONS
02 ;*****
03
04
05 ;JUMP WITH REGISTER LINK, JL, OPCODE = 15
06
07 C1123 034402000321 JL: CAL F,F,GETOP
08
09
10 C1124 034400171126 JL1: JMP F,LINK,JL2
11 C1125 015614000120 ZAB OR,IC,W
12 C1126 400400000001 LDIM 0,1
13 C1127 015664000165 RAB CAND,IMOP,SB,IC
14 C1130 415664000270 RAB CAND,IMOP,WRK1,PC
15 C1131 010645002600 SA SUNO,CLOW,PC ; ALU := PC - CODE-LOW
16 C1132 034400012670 JMP F,NNEG,INT2 ; IF NEG THEN GOTO INT2
17 C1133 010651003200 SA SUBO,CTOP,PC ; ALU := CODE-TOP - PC
18 C1134 034400012670 JMP F,NNEG,INT2 ; IF NEG THEN GOTO INT2
19 C1135 034400700254 JMP T,INTR,INTT ; IF INTERRUPT THEN GOTO INTT
20 C1136 014554060012 ZBR OR,WRKO,IR ; IR:=WRKO(0:11)
21 C1137 034400000250 JMP F,F,AFTCH ; GOTO AFTCH (MAIN LOOP)
22
23 ;JUMP WITH INTERRUPT DISABLED, JD, OPCODE = 16
24
25 ;JUMP WITH INTERRUPT ENABLED, JE, OPCODE = 17
26
27
28
29 ;GET AND PUT GENERAL REGISTER INSTRUCTIONS
30 ;*****
31
32 ;GET GENERAL REGISTER, GG, OPCODE = 34
33
34 ;PUT GENERAL REGISTER, GP, OPCODE = 57, PRIVILEGED INSTRUCTION
35
36
37
38 ;INPUT-OUTPUT INSTRUCTIONS
39 ;*****
40
41 ;DATA IN, DI, OPCODE = 35, PRIVILEGED INSTRUCTION
42
43 ;DATA OUT, DC, OPCODE = 1, PRIVILEGED INSTRUCTION

```


10046 GPU MICROPROGRAM GI APR 1982

;FLOATING POINT INSTRUCTIONS
;*****

;CONVERT INTEGER TO FLOATING, CI, OPCODE = 40

```

01
02
03
04
05
06
07
08 C1140 414154000000C CI: ZBQ OR,W
09
10 C1141 015514000012 ZQB OR,WRKO
11 C1142 015451000273 ABB SUBO,WRK1,WRK1
12 C1143 000400000027 LDIM O,27
13 C1144 0156400000174 RAB ADD,IMOP,SB,WRK2
14
15
16
17 C1145 011664005104 SAB CAND,M2,STAT,STAT
18 C1146 41421400026C ZAQ OR,WRK1
19 C1147 014554000012 ZB OR,WRKO
20 C1150 434400421155 JMP T,NZ,CINZ
21 C1151 41451400000C ZQ OR
22 C1152 434400421155 JMP T,NZ,CINZ
23 C1153 415560000001 CIZER: ZBB AND,WPRE
24 C1154 61175400200C SZB OR,MESS,W
25 C1155 11461400024C ZA OR,WRKO
26 C1156 015544000014 ZBB SUN,WRK2
27 C1157 021554000012 NSZB OR,WRKO,NL,F,F
28 C1160 663154450012 DLZE OR,WRKO,Z,NL,T,NORM
29 C1161 022154002012 DSRE OR,WRKO,LNK,NL
30
31
32
33 C1162 41030000200C SQQ ADD,MESS

```

```

; CI:
; Q:=W
; WRKO:=Q
; WRK1:=0
; WRK2:=SB+23
; NORMALIZE:
; WRKO,WRK1=FRACTION
; WRK2=EXPONENT
; EX(22:23):=0
; Q:=WRK1
; IF WRKO=0 AND Q=0 THEN
; BEGIN
; W:=12EXTO-2048
; WPRE:=0
; RETURN
; WHILE SHLINK <> WRKO(0) DO
; BEGIN
; SH LINK CON WRKO CON Q :=
; WRKO CON Q CON 1EXTO
; WRK2:=WRK2-1
; END
; WRKO CON Q:= SHLINK CON WRKO CON Q(0:23)
; Q:=Q + 8'4000

```

RTN
PUSH
LRTN

10047 GPU MICROPROGRAM GI APR 1982

ROUND:

```

; ROUND:
; WRKO,Q=FRACTION
; WRK2=EXPONENT
; WRKO:=WRKO+CARRY; WRKO CON Q:=
; 1 EXT WRKO(0) CON WRKO CON Q(0:22);
; WHILE SHLINK<>WRKO(0) DO
; BEGIN
;   WRK2:=WRK2-1;
;   SHLINK CON WRKO COM Q :=
;   WRKO CON Q CON 1EXT0
; END

```

PUSH

ADDC,WRKO,SGN,NL

DSRE

C1163 122142004012

SUN,WRK2

ZBB

C1164 015544000014

OR,WRKO,NL,F,F

NSZB

C1165 021554000012

LRTN

OR,WRKO,Z,NL,T,NORM

DLZB

C1166 663154450012

11
12

!0048 GPU MICROPROGRAM GI APR 1982

```
01 C1167 022154002012 DSRB OR,WRKO,LNK,NL
02 C1170 415614000241 ZAB OR,WRKO,WPRE
03 C1171 400400004003 LDIM 0,4003
04 C1172 415640000314 RAB ADD,IMOP,WRK2,WRK2
05 C1173 411670002314 SAB EXOR,MESS,WRK2,WRK2
06 C1174 411660006312 SAB AND,M12,WRK2,WRK2
07 C1175 010324006000 SGG CAND,M12
08 C1176 415400000240 AGB ADD,WRKO,W
09 C1177 410664006300 SA CAND,M12,WRK2
10 C1200 634400421201 JMP T,NZ,CI1
11 C1201 034400411204 JMP T,NNEG,CIOFL
12 ; UNDERFLOW:
13 C1202 415560000001 ZBB AND,WPRE ; WPRE := 0
14 C1203 611754002000 SZB CR,MESS,W RTN ; W := 0,-2048 RETURN
15 C1204 415541000004 CIOFL: ZBB ADDO,STAT
16 C1205 061601150104 NSZA ADDO,STAT,STAT,NL,F,FPMSK CRTN ;
17 ; IF -,FLOATING POINT MASK THEN RETURN
18 INTF: ; END ELSE RETURN;
19 C1206 400400400000 LDIM C04C,0000 ; FLOATING POINT UNDERFLOW
20 C1207 415754000016 INTFA: RZB CR,IMOP,WRK4 ; WORK4 := STATUS
21 C1210 410660004500 SA AND,C2,STAT ; IF OVERFLOW
22 C1211 434400020133 JMP F,NZ,SEND2 ; THEN
23 C1212 015440000356 ABB ADD,WRK4,WRK4 ; WORK4 := WORK4 SHIFT 1;
24 C1213 034400000133 JMP F,F,SEND2 ; GOTO SEND2;
25
26
27 ;CONVERT FLOATING TO INTEGER, CF, OPCODE = 65
28 C1214 011664005104 CF: SAB CAND,M2,STAT,STAT
29 C1215 414154000000 ZBQ OR,W
30
31 C1216 415514000013 ZQB OR,WRK1
32 C1217 015354000673 EXT WRK1,WRK1
33 C1220 015440000173 ABB ADD,SB,WRK1
34 C1221 034400411223 JMP T,NNEG,CFNZR
35 C1222 615560000000 CFZER: ZBB AND,W
RTN
```

10049 GPU MICROPROGRAM GI APR 1982

0,27

01 C1223 000400000027 CFNZR: LDIM

02

03

04 C1224 415645000273 RAB

05 C1225 434400011232 JMP

06 C1226 434400021232 JMP

07 C1227 4145540000C1 ZB

08

09 C1230 034400021222 JMP

10 C1231 034400001246 JMP

11

12 C1232 011724006012 CFSHI: SQB

13 C1233 0141540000C1 ZRQ

14 C1234 015514000000 ZQB

15 C1235 414154000012 ZRQ

16 C1236 414554000013 ZB

17 C1237 534400021242 JMP

18 C1240 415541000013 ZBB

19 C1241 66214002400C DRZE

20 C1242 41450000000C CFO: ZQ

21 C1243 634400011244 JMP

22 C1244 01554100000C CF1: ZBB

23 C1245 2344000431246 JMP

24 C1246 011640004504 CFOVF: SAB

25 C1247 2344000542674 JMP

26

27

28

```

; W:=0
; RETURN
; END
; WRK1:=WRK1-23
; IF WRK1<=0 THEN
;     GOTO CFSHI
; IF WPRE=0 THEN
;     GOTO CFZER
; ELSE
;     GOTO CFOVF
; WRKO:=Q(0:11) CON 12EXTO
; Q:=WPRE
; W:=Q
; Q:=WRKO
; IF WRK1=0 THEN
;     GOTO CFO
; FOR WRK1:=WRK1 STEP 1 UNTIL C DO
;     W CON Q:=W(0) CON W CON Q(0:22)
; IF Q<0 THEN
;     W:=W+1 C. ROUND
; IF OVERFLOW AND INTEGER MASK THEN
;     GOTO INTA
; ELSE
;     RETURN
; 
```

```

; PUSH
; LRTN
; RTN
; RTN
; RTN
; 
```

```

SUNO,IMOP,WRK1,WRK1
F,NNEG,CFSHI
F,NZ,CFSHI
OR,WPRE
F,NZ,CFZER
F,F,CFOVF
CAND,M12,WRKO
CR,WPRE
CR,W
OR,WRKO
OR,WRK1
F,NZ,CFO
ADDO,WRK1
ADD,W,SGN,NL,F,NZ
ADD
F,NNEG,CF1
ADDO,W
T,OVFL,CFOVF
ADD,C2,STAT,STAT
T,IMSK,INTA

```

;MULTIPLY FLOATING, FM, OPCODE =62

Line	Address	OpCode	Op1	Op2	Op3	Op4	Op5	Op6	Op7	Op8	Op9	Op10	Op11	Op12	Op13	Op14	Op15	Op16	Op17	Op18	Op19	Op20	Op21	Op22	Op23	Op24	Op25	Op26	Op27	Op28	Op29	Op30	Op31	Op32	Op33	Op34	Op35	
01																																						
02																																						
03	01250	034402000633	FM:																																			
04																																						
05	01251	415354000674	EXT																																			
06	01252	011664006273	SAB																																			
07	01253	414154000000	ZBQ																																			
08	01254	015514000017	ZQB																																			
09	01255	415354000776	EXT																																			
10	01256	015441000354	ABB																																			
11	01257	022154000001	DSRB																																			
12	01260	415514000016	ZQB																																			
13	01261	015354001377	SWAP																																			
14	01262	414154000017	ZBQ																																			
15	01263	422045000735	DSRA																																			
16	01264	014154000001	ZBQ																																			
17	01265	015514000017	ZQB																																			
18	01266	015354001356	SWAP																																			
19	01267	010260006340	SAG																																			
20	01270	400400000013	LDIM																																			
21	01271	415754000016	RZB																																			
22	01272	524000000260	MULG																																			
23	01273	426042004655	MULD																																			
24	01274	415544000016	ZBB																																			
25	01275	664000020260	MULG																																			
26	01276	426042004655	MULD																																			
27	01277	010324006000	SQG																																			
28	01300	011660006376	SAB																																			
29	01301	014000000340	AGQ																																			
30																																						
31	01302	415754000016	RZB																																			
32	01303	524000000260	MULG																																			
33	01304	426042004655	MULD																																			
34	01305	415544000016	ZBB																																			
35	01306	664000020260	MULG																																			

```

!0051 GPU MICROPROGRAM GI APR 1982
01 01307 426042004655
02 01310 010324006000
03 01311 015354001377
04 01312 411660006377
05 01313 41400000036C
06 01314 015750000016
07 01315 52400000026C
08 01316 426042004655
09 01317 415544000016
10 01320 664000002026C
11 01321 426042004655
12 01322 02400500026C
13 01323 426046004255
14 01324 415514000013
15 01325 415614000332
16 01326 034400001145
17
18

          ADDC,WRKO,WRK3,SGN,MC,F,F
          CAND,M12
          WRK5,WRK5
          AND,M12,WRK5,WRK5
          ADD,WRK5
          SUB,IMOP,WRK4
          ADD,WRK1,NL,F,F           PUSH
          ADDC,WRKO,WRK3,SGN,MC,F,F
          SUN,WRK4
          ADD,WRK1,NL,F,NZ           LRTN
          ADDC,WRKO,WRK3,SGN,MC,F,F
          SUNO,WRK1,NL,F,F
          SUNC,WRKO,WRK3,SGN,NL,F,F
          OR,WRK1
          OR,WRK3,WRKO
          F,F,NORMA

          Q:=Q+WRK4;
          COUNT:=12;
          DO MULTIPLY
          Q:=Q(O:11) CON 12 EXT 0;
          WRK5:=WRK5(12:23) CON WRK5(O:11);
          WRK5:=12 EXT C CON WRK5(12:23);
          Q:=Q+WRK5;
          COUNT:=11;
          DO MULTIPLY
          IF ADDC THEN
            BEGIN
              Q:=Q-WRK1;
              WRK3:=WRK3-WRK0-1+C;
            END;
          WRK1:=Q;
          WRKO:=WRK3;
          GOTO NORMALIZE;
  
```

10052 GPU MICROPROGRAM GI APR 1982
; FLOATING ADD, FA, OPCODE = 60

;FA:
; Q:=3 C. ADD
; GOTO FSALI

OR,M2
F,F,FSALI

SZQ
JMP

; FLOATING SUBTRACT, FS, OPCODE = 61
FS: SZQ OR,C2

; Q:=2 C. SUB

OR,WRK5,Z,MC
F,F,GTDWD
WRK1,WRK2

DSRB
CAL
EXT

FSALI:
FABF:

; FSALI:
; ADDCONDITION:=Q(23)

; GET DOUBLEWORD(WRKO,WRK1)
; WRK2:=12EXT WRK1(12) CON WRK1(12:23)
; WRK5:=WRK1(0:11) CON 12EXTO

CAND,M12,WRK1,WRK5

SAB

13 01335 411664006277

; Q:=W

OR,W

ZBQ

14 01336 414154000000

; WRK1:=Q

OR,WRK1

ZQB

15 01337 415514000013

; WRK3:=12EXT WRK1(12) CON WRK1(12:23)
; WRK1:=Q(0:11) CON 12EXTO

WRK1,WRK3

EXT

16 01340 015354000675

; Q:=WPRE

CAND,M12,WRK1

SQB

17 01341 411724006013

; WRK4:=WRKO

OR,WRKO,WRK4

ZAB

18 01342 415614000256

; Q:=WPRE

OR,WPRE

ZBQ

19 01343 014154000001

; WRKO:=Q

OR,WRKO

ZQB

20 01344 015514000012

; WRK3:=WRK3-WRK2

SUNO,WRK2,WRK3

ABB

21 01345 415445000315

; IF WRK3>0 THEN

F,NNEG,FSASM

JMP

22 01346 034400011361

BEGIN

F,NZ,FSAEQ

JMP

23 01347 03440002137C

WRK2:=WRK3+WRK2

ADD,WRK3,WRK2

ABB

24 01350 415440000334

IF WRK3>= 38 THEN

0,46

LDIM

25 01351 400400000046

RETURN

SUNO,IMOP,WRK3

RA

26 01352 41464500032C

ELSE

F,NNEG,FSASH

JMP

27 01353 634400011354

BEGIN

OR,WRK5

ZAQ

28 01354 51421400036C

Q:=WRK5

SUN,WRK3

ZBB

29 01355 415544000015

FOR WRK3:=WRK3 STEP -1 UNTIL 0 DO

ADD,WRK4,SGN,NL,F,NZ

DRZE

30 01356 262140024016

RTN
PUSH
LRTN

10053 GPU MICROPROGRAM GI APR 1982

```

;
; WRK4 CON Q :=
; WRK4(0) CON WRK4 CON Q(0:22)
; WRK5:=Q
; END
; END ELSE
; IF WRK3<0 THEN
; BEGIN
; IF WRK3<=-38 THEN
; GOTO FSASL
; Q:=WRK1
; FOR WRK3:=WRK3 STEP 1 UNTIL 0 DO
; WRK0 CON Q:=
; WRK0(0) CON WRK0 CON Q(0:22)
; WRK1:=Q
; END
; FSAEQ:
; IF ADDCONDITION=1 THEN
; BEGIN
; WRK1:=WRK1-WRK5
; WRK0:=WRK0-WRK4-1+CARRY
; END ELSE
; BEGIN
; WRK1:=WRK1+WRK5
; WRK0:=WRK0+WRK4+CARRY
; END
; GOTO NORMALIZE
; FSASL:
; WRK1:=0
; WRK0:=0
; GOTO FSAEQ

```

```

;
; OR,WRK5
; F,F,FSAEQ
;
; C,45
; ADD,IMOP,WRK3
; F,NEG,FSASL
; OR,WRK1
; ADDO,WRK3
; ADD,WRK0,SGN,NL,F,NZ
; OR,WRK1
;
; ADDX,WRK5,WRK1,NL,F,F
; ADDC,WRK4,WRK0,SGN,NL,F,F
; ADD,WRK1,LNK,NL
; ADDO,WRK2
;
; F,F,NORMA
; AND,WRK1
; AND,WRK0
; F,F,FSAEQ
;
; LDIM
; RA
; JMP
; ZBQ
; ZBB
; DRZE
; ZQB
;
; DIVN
; DIVR
; SSRB
; ZBB
;
; JMP
; ZBB
; ZBB
; JMP
;
; FSASM:
; FSASL:
;
; FSAEQ:

```

01
02
03 C1357 015514000017
04 C1360 43440000137C
05
06
07
08 C1361 400400000045
09 C1362 414640000032C
10 C1363 0344000011375
11 C1364 5141540000013
12 C1365 4155410000015
13 C1366 662140024012
14
15 C1367 4155140000013
16
17
18 C1370 4314430000373
19 C1371 432442004352
20 C1372 022540002013
21 C1373 0155410000014
22
23
24
25
26 C1374 034400001145
27
28 C1375 4155600000013
29 C1376 0155600000012
30 C1377 43440000137C
31
32

; FLOATING DIVIDE, FD, OPCODE = 64

FD:

01 C1400 034402000633
 02 C1401 011664005104
 03 C1402 415354000674
 04 C1403 411664006277
 05 C1404 415614000256
 06 C1405 03440042141C
 07 C1406 011640004504
 08 C1407 234400551206

CAL
 SAB
 EXT
 SAB
 ZAB
 JMP
 SAB
 JMP

F,F,GTDWD
 CAND,M2,STAT,STAT
 WRK1,WRK2
 CAND,M12,WRK1,WRK5
 OR,WRK0,WRK4
 T,NZ,FDO
 ADD,C2,STAT,STAT
 T,FPMSK,INTF

RTN

FDO:

12 C1410 414554000001
 13 C1411 034400021153
 14 C1412 41415400000C
 15 C1413 0117240060CC
 16 C1414 415514000013
 17 C1415 015354000673
 18 C1416 415451000274
 19 C1417 421554001416
 20 C1420 021554001001
 21 C1421 41412000000C
 22 C1422 000400000027
 23 C1423 415740000015
 24 C1424 13304300436C
 25 C1425 0334442003341

ZB
 JMP
 ZBQ
 SQB
 ZQB
 EXT
 ABB
 NSZE
 NSZE
 ZQQ
 LDIM
 RZB
 DIVD
 DIVS

OR,WPRE
 F,NZ,CIZER
 OR,W
 CAND,M12,W
 OR,WRK1
 WRK1,WRK1
 SUBO,WRK1,WRK2
 OR,WRK4,DVS,F,F
 OR,WPRE,DC,F,F
 AND
 C,27
 ADD,IMOP,WRK3
 ADDX,WRK5,W,ADC,NL,F,F
 ADDC,WRK4,WPRE,LNK,DC,F,F

```

; FD:
; GET DOUBLEWORD(WRKO,WRK1);
; EX(22:23):=0;
; WRK2:=12EXT WRK1(12) CON WRK1(12:23)
; WRK5:=WRK1(0:11) CON 12EXTO
; WRK4:=WRKO
; IF WRK4=0 THEN
;   EX(22:23):=2
;   IF FLOATING POINT MASK THEN GOTO INTF
;   ELSE RETURN
; IF WPRE=0 THEN
;   GOTO CIZER
; Q:=W
; W:=Q(0:11) CON 12EXTO
; WRK1:=Q
; WRK1:=12 EXT WRK1(12) CON WRK1(12:23)
; WRK2:=WRK1-WRK2
; DIVSIGN:=WRK4(0)
; ADC:=WPRE(0) EXOR -DIVSIGN
; Q:=0
; FOR WRK3:=24 STEP -1 UNTIL 0 DO
; BEGIN
;   IF ADC=1 THEN
;     BEGIN
    
```

!0055 GPU MICROPROGRAM GI APR 1982

01 C1426 415544000015
02 C1427 27304302436C
03
04
05
06
07
08
09

SUN,WRK3
ADDC,WRK5,W,ADC,NL,F,NZ LRTN

W:=W-WRK5
WPRE:=WPRE-WRK4-1+CARRY
END ELSE
BEGIN
W:=W+WRK5
WPRE:=WPRE+WRK4+CARRY
END

SHLINK CON WPRE CON W CON Q:=
WPRE CON W CON Q CON 1EXTADC
ADC:=WPRE(0) EXOR -.DIVSIGN

DIVS
LDIM
ZQB
RAB
JMP
SSLE
DIVS
DIVS
ZBB

ADDC,WRK4,WPRE,LNK,DC,F,F
4000,0
OR,WRKO
EXOR,IMOP,WRKO,WRKO
T,NORM,FD1
OR,WRKO,ADC,NL
ADDC,WRK5,W,Z,NL,F,F
ADDC,WRK4,WPRE,LNK,DC,F,F
SUN,WRK2

END
WRKO:=Q
WRKO:=WRKO EXOR 4000,0
IF WRKO NOT NORMALISED THEN
BEGIN
SH LINK CON WRKO:=WRKO CON ADC
'DIVIDE'
WRK2:=WRK2-1

FD1:

19
20 C1441 4103540060CC
21 C1442 400400000013
22 C1443 415740000015
23 C1444 13304300436C
24 C1445 033442003341
25 C1446 415544000015
26 C1447 27304302436C
27 C1450 033442003341
28 C1451 415514000013
29 C1452 015354001273
30 C1453 41420300026C
31 C1454 434400001163
32

OR,M12
O,13
ADD,IMOP,WRK3
ADDC,WRK5,W,ADC,NL,F,F PUSH
ADDC,WRK4,WPRE,LNK,DC,F,F
SUN,WRK3
ADDC,WRK5,W,ADC,NL,F,NZ LRTN
ADDC,WRK4,WPRE,LNK,DC,F,F
OR,WRK1
WRK1,WRK1
ADDC,WRK1
F,F,ROUND

END
Q:=8'7777
FOR WRK3:=12 STEP -1 UNTIL C DO
'DIVIDE'

WRK1:=Q
WRK1:=WRK1(0:11) CON WRK1(12:23)
Q:=WRK1+ADC
GOTO ROUND

!0056 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05
06
07
08
09
10
11
12
13
; IADD
;
; IADD
;
;
;
; W(=ADDR-HEAD) SB(=DISP) OPPOSITE SIGN AS MODUS
; SB <> 0 DOUBLE FLOAT ADD DWD(W) CON DWD(W+SB)
; SB = 0 SINGLE FLOAT ADD DWD(W)

01455 011754006015 DADDI: SZB OR,M12,WRK3 ; WRK3 := M12
01456 43440000146C JMP F,F,ADD1 ; GOTO ADD1

```

```

10057 GPU MICROPROGRAM GI APR 1982
01 ;
02 ;
03 ;
04 ; ADD W(=ADDR_HEAD) SB(=DISP) SAME SIGN AS MODUS
05 ; SB <> 0 DOUBLE FLOAT ADD DWD(W) CON DWD(W+SB)
06 ; SE = 0 SINGLE FLOAT ADD DWD(W)
07 ;
08 ;
09 01457 415560000015 DADD: ZBB AND,WRK3 ; WRK3 := 0
10 01460 014614000160 ADD1: ZA OR,SB ; ALU := DISP
11 01461 434400421465 JMP T,NZ,ADD3 ; IF DISP <> 0 THEN GOTO ADD3
12 01462 015560000012 ZBB AND,WRKO ; WORKO := 0
13 01463 415560000013 ZBB AND,WRK1 ; WORK1 := 0
14 01464 434400001471 JMP F,F,ADD4 ; GOTO ADD4
15 01465 414154000000 ADD3: ZBQ OR,W ; Q := W
16 01466 415400000167 AQB ADD,SB,SB ; SB := SB + Q
17 01467 034402000633 CAL F,F,GTDWD ; WRKO CON WRK1 := W(SB-2) CON W(SB)
18 ;
19 ; START FPU LONG LOAD
20 01470 011664006273 SAB CAND,M12,WRK1,WRK1 ; WRK1 := FRAC(24:35) CON 0 EXT 12
21 01471 014454150275 ADD4: ABR OR,WRK1,WRK3,FPULL ; FPUOP1 := WRK1 OR SIGNSHIFT;
22 ; UNITFNC := LL AND ADD
23 01472 014554140012 ZBR OR,WRKO,FPOPO ; FPUOPO := WRKO
24 ; DPU READY AFTER 0.80 MYS = 4 GPU-MICROS
25 ;
26 ; GET HEAD ; Q := W
27 01473 414154000000 ZRQ OR,W ; SB := Q < * HEAD_ADDR * >
28 01474 415514000007 ZQB OR,SB ; WRKO CON WRK1 := W(SB-2) CON W(SB)
29 01475 034402000633 CAL F,F,GTDWD
30 ;
31 ; LONG LOAD MUST NOW BE FINISHED!!!
32 ; LOAD HEAD
33 01476 014554150013 ADD2: ZBR OR,WRK1,FPOPI ; FPUOPI := WRK1
34 01477 014554140012 ZBR OR,WRKO,FPOPO ; FPUOPO := WRKO
35 ; DPU USES 0.48 - 16.96 MYS = 3 - 85 GPU MICROS
36 ;
37 ; CLEAR STATUS AND GOTO WAIT FPU READY
38 01500 011754005015 SZB OR,M2,WRK3 ; WRK3 := 3
39 01501 011664005104 SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0
40 01502 434400001573 JMP F,F,WFPUR ; GOTO WAIT DPU READY
41
42

```

10058 GPU MICROPROGRAM GI APR 1982

```

01 ; INIT
02 ;
03 ;
04 ;
05 ;
06 ;
07 ; W (DUMMY) SB (=MODUS<12 CON BLOCK-EXPONENT)
08 ; MODUS: 1<11 : CLEAR AR
09 ; 1<10 : NEGATIVE ACCUMULATION
10 ; 1< 9 : BLOCK FLOATING MODE
11 ;
12 ;
13 MODUS:
14 ;
15 ; TAKE EXP FROM MODUS
16 CAL F,F,GETOP ; WORKO := MODUS;
17 C1503 034402000321 ;
18 C1504 010660356240 MODU1: SAR AND,M12,WRKO,FPINI ; FPUOP1 := 12 EXT 0 CON EXPO
19 ; UNITFNC := INIT
20 ; LOAD MODUS AND 1B16
21 SAR CAND,M12,WRKO,WRKO ; WORKO := MODUS;
22 LDIM O0C0,O200 ; IMOP := 1B16
23 RAR OR,IMOP,WRKO,FPOPO ; FPUOPO := MODUS + 1B16
24 ; WAIT DPU READY
25 FPUW7: CAL T,INTR,DPUIN ; IF INTERRUPT GOTO DPUIN
26 RZ OR,FPURO ; IF FPU_NOT_READY
27 JMP T,FPUNR,FPUW7 RTN ; GOTO FPUW7 ELSE RETURN
28 ;
29 ; INTERRUPT WHILE WAITING ON DPU
30 DPUIN: LDIM O0C0,O017 ; MASK
31 RZB OR,IMOP,WRK2 ; WORK2 := INTERRUPT_LEVEL
32 RABR AND,ILEV,WRK2,WRK2,MIX ; MIR := WORK2 := ILEV EXTRACT 8
33 JMX F,NZ ; IF ILEV = 0 THEN GOTO (MIX)
34 CLIN WRK2 ; CLEAR INTERRUPT
35 SA SUNO,M8,WRK2 ; IF ILEV >= 8 THEN
36 JMP T,NNEG,DPU11 RTN ; GOTO DPU11 ELSE RETURN
37 LDIM O0C0,O300 ; 192 * 0.40 = 77 MICROSEC
38 CAL F,F,DELAY ; WAIT UNTIL DPU MUST BE FINISHED
39 ZAB OR,WRK2,WRKO ; WORKO := ILEV
40 JMP F,F,CPUIN ; GOTO CPUIN
41
42
43

```

10G59 GPU MICROPROGRAM GI APR 1982

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ; MLA      W( ADDR_A)  WPRE( ADDR_B)  WO ( REPETITIONS)
08 ; AT RETURN : W = W + 4 * WO;  WPRE = WPRE + 4 * WO;  WO = 0;
09 ; ELSE EXCEPTION
10 ; WCRK3 = 3;
11 ; MLA ADDRESSING A D_WORD REGISTER MAY ONLY REPEAT ONCE (WO=1)
12 ; ELSE THE RESULT IS UNPREDICTABLE AS THE ADDR LOOPS INSIDE
13 ; THE REGISTERS WO,W1,W2,W3
14 ;
15 ; THIS VERSION LOADS BOTH OPERANDS BEFORE CALLING DPU
16 ;
17 ; TEST ZERO REPETITION
18 C1526 41461100C0CC  MLA:  ZA  SUBO,WO      ; IF WO <= 0 THEN RETURN
19 C1527 23440001153C  JMP  F,NNEG,MLA1  RTN ; ELSE GOTO MLA1
20 ;
21 ; CLEAR STATUS AND SET ZEROTEST IN IMOP
22 C1530 011740005015  MLA1:  SZB  ADD,M2,WRK3  ; WRK3 := 3
23 C1531 011664005104  SAB  CAND,M2,STAT,STAT ; STATUS(22:23) := 0

```

10060 GPU MICROPROGRAM GI APR 1982

```

01
02 ; MLA - LOOP
03 C1532 4141540000CC MLAL: ZBQ OR,W
04 C1533 4155140000C7 ZQB OR,SB
05 C1534 034402000633 CAL F,F,GTDWD
06
07 ; TEST MULTIPLICAND = 0
08 C1535 43440042154C JMP T,NZ,MLAL1
09 C1536 41067000226C SA EXOR,MESS,WRK1
10 C1537 434400021566 JMP F,NZ,MLAC
11
12 ; SAVE MULTIPLICAND
13 C1540 415614000277 MLAL1: ZAB OR,WRK1,WRK5
14 C1541 415614000256 ZAB OR,WRK0,WRK4
15
16 ; LOAD ADDR_B
17 C1542 0141540000C1 ZBQ OR,WPRE
18 C1543 4155140000C7 ZQB OR,SB
19
20 ; GET MULTIPLICATOR
21 C1544 034402000633 CAL F,F,GTDWD
22
23 ; TEST MULTIPLICATOR = 0
24 C1545 03440042155C JMP T,NZ,FPUW1
25 C1546 41067000226C SA EXOR,MESS,WRK1
26 C1547 434400021566 JMP F,NZ,MLAC

; G := ADDR_A
; SB := ADDR_A
; WRKO CON WRK1 := W(SB-2) CON W(SB)

; IF WORKO <> 0 THEN GOTO MLAL1;
; IF WRK1 = MESS
; THEN GOTO MLA-CONTROL

; WRK5 := WRK1
; WRK4 := WRK0

; G := ADDR_B
; SB := G

; WRKO CON WRK1 := W(SB-2) CON W(SB)

; IF WORKO <> 0 THEN GOTO FPUW1;
; IF WRK1 = MESS
; THEN GOTO MLA-CONTROL

```

```

!0061 GPU MICROPROGRAM GI APR 1982
01
02 ; WAIT DPU
03 C1550 434402701513 T,INTR,DPUIN ; IF INTERRUPT GOTO DPUIN
04 C1551 414754006000 RZ OR,FPURC ; IF FPU_NOT_READY
05 C1552 034400631550 JMP T,FPUNR,FPUW1 ; THEN GOTO FPUWAITPOINT1
06
07 ; TEST STATUS
08 C1553 014260007320 RAG AND,FPUST,WRK3 ; Q := FPUSTATUS(22:23)
09 C1554 034402421601 CAL T,NZ,DPUER ; IF Q <> 0 THEN GOTO DPUERROR
10
11 ; START DPU SHORT LOAD
12 C1555 014554750013 ZBR OR,WRK1,FPUSL ; FPUOP1 := WRK1 ; UNITFNC := SL
13 C1556 014554140012 ZBR OR,WRK0,FPOPO ; FPUOPO := WRK0
14 ; DPU READY AFTER 0.64 MYS = GPU 4 MICROS
15
16 ZQ OR ; NO OP
17 ABB ADDO,WRK3,WPRE ; WPRE := WPRE + 4
18 ABB ADDO,WRK3,W ; W := W + 4
19 C1562 014620220240 ZAR AND,WRK0,READP ; I/O ADDR := 0, READP
20
21 C1563 414554150017 ZBR OR,WRK5,FPOP1 ; FPUOP1 := WRK5 <★ SYNCRO BY SL ★>
22 C1564 414554140016 ZBR OR,WRK4,FPOPO ; FPUOPO := WRK4
23 ; DPU USES 4.64 = 20.96 MYS = 3 - 105 GPU MICROS
24 C1565 034400001571 JMP F,F,MLAC1 ; GOTO MLAC1
25
26 ; MLA - CONTROL
27 MLAC:
28 ; INCREASE ADDRESSES BY 4
29 C1566 415441000321 ABB ADDO,WRK3,WPRE ; WPRE := WPRE + 3+1
30 C1567 015441000320 ABB ADDO,WRK3,W ; W := W + 3+1
31 C1570 014620220240 ZAR AND,WRK0,READP ; I/O ADDR := 0, READP
32 C1571 015544000003 ZBB SUN,GRX ; WO := WO - 1
33 C1572 434400421532 JMP T,NZ,MLAL ; IF WO <> 0 THEN GOTO MLA - LOOP

```


!0062 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05
06 C1573 434402701513
07 C1574 414754006000
08 C1575 434400631573
09 C1576 01426000732C
10 C1577 061400020104
11
12 C1600 234400551206
13
14
15
16
17
18
19 C1601 415400000104
20 C1602 234400551206
21
22
23
; WAIT DPU READY AFTER OPERATION
;
; WAIT DPU READY AFTER OPERATION
WFPUR: CAL T,INTR,DPUIN ; IF INTERRUPT GOTO DPUIN
RZ OR,FPURO ; IF FPU_NOT_READY
JMP T,FPUNR,WFPUR ; THEN GOTO WAIT_FPU_READY
RAQ AND,FPUST,WRK3 ; Q := FPUSTATUS(22:23)
NSAQ ADD,STAT,STAT,NL,F,NZ CRTN; STATUS := STATUS + Q
; IF Q = 0 THEN RETURN
JMP T,FPMSK,INTF RTN ; IF FPMASK THEN GOTO INTF ELSE RETURN
; DPU ERROR
;
; FPU ERROR
DPUER: AQR ADD,STAT,STAT ; STAT := STAT + Q;
JMP T,FPMSK,INTF RTN ; IF FPMASK THEN GOTO INTF ELSE RETURN

```

10063 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04 ; ARM ACCUMULATOR REGISTER MULT
05 ; AR := AR * DWD(SR)
06
07 C1603 034402000633 ARM: CAL F,F,GTDWD ; WRK0,WRK1 := MULTIPLICATOR
08 C1604 40040004707C LDIM 0004,7070 ; CBCR :=
09 C1605 4147541100CC RZR OR,IMOP,CBCR ;
10 C1606 014554150013 ZBR OR,WRK1,FPARM ; FPUOP1 := WRK1; UNITFNC := ARM
11 C1607 014554140012 ZBR OR,WRK0,FPOPO ; FPUOPO := WRK0
12 C1610 011664005104 SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0;
13 C1611 011754005015 SZB OR,M2,WRK3 ; WRK3 := 3
14 C1612 00040000707C LDIM 0000,7070 ; CBCR :=
15 C1613 4147541100CC RZR OR,IMOP,CBCR ;
16 C1614 434400001573 JMP F,F,WFPUR ; GOTO WFPUR
17
18

```

!CG64 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
; INV
; INV
;
;
W(=STORE_ADDR) SB(=LOAD_ADDR)
WPRE IS USED DURING NORMALIZATION WHEN OP UNNORMALIZED

C1615 034402000633 INV: CAL F,F,GTDWD ; WRKO CON WRK1 := W(SB-2) CON W(SB)

; TEST ZERO (I.E. EXP == -2048)
JMP T,NORM,INV1 ; IF NORMALIZED GOTO INV1;
ZBQ OR,W ; Q := W
ZQB OR,WRK5 ; WORK5 := Q;
EXT WRK1,WRK2 ; WORK2 := EXP;
SAB CAND,M12,WRK1,WRK1 ; WORK1 := FRAC(24:35) CON 0;
CAL F,F,NORMA ; GOTO NORMALIZE
ZBQ OR,W ; Q := W
ZQB OR,WRK1 ; WORK1 := Q;
LAD WRK1,WRK1 ; Q := WRK1
ZBQ OR,WPRE ; Q := WPRE
ZQB OR,WRKO ; WORKO := WPRE;
JMP F,NZ,INVER ; IF ZERO THEN GOTO INVER;

; START DPU INV
INV1: LDIM 00C4,7070 ; CBCR :=
RZR OR,IMOP,CBCR ;
ZBR OR,WRK1,FPINV ; FPUOP1 := WRK1 ; UNITFNC := INV
ZBR OR,WRKO,FPOPO ; FPUOPO := WRKO

; GET STORE_ADDRESS TO SB AND CLEAR STATUS
INV2: ZBQ OR,W ; Q := W
ZQB OR,SB ; SB := Q
SZB OR,M2,WRK3 ; WRK3 := 3;
SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0
LDIM 00CC,7070 ; CBCR :=
RZR OR,IMOP,CBCR ; CBCR := 0,7070

```

```

10065 GPU MICROPROGRAM GI APR 1982
01
02 ; WAIT DPU READY
03 01644 434402701513 T,INTR,DPUIN ; IF INTERRUPT GOTO DPUIN
04 01645 414754006000 OR,FPURC ; IF FPU_NOT_READY
05 01646 034400631644 JMP T,FPUNR,FPUR4 ; THEN GOTO FPUW4
06 01647 015754006413 RZB OR,FPUR1,WRK1 ; WRK1 := FPUR1
07 01650 015754006012 RZB OR,FPUR0,WRKO ; WRKO := FPURO
08 01651 434402002063 CAL F,F,GPUST ; SUBROUTINE GPU STORE
09 01652 414514000000 ZQ OR ; NO OP
10 01653 034404642656 WJMP T,BERR,INTB ; WAIT, IF BUSERROR GOTO INTB
11 01654 01426000732C RAG AND,FPUR1,WRK3 ; G := FPUSTATUS(22:23)
12 01655 0614000201C4 NSAG ADD,STAT,STAT,NL,F,NZ CRTN ; STATUS := STATUS + G
13 ; IF G = 0 THEN RETURN
14 01656 234400551657 JMP T,FPMSK,INVER RTN ; IF FPMASK THEN GOTO INVER ELSE RETURN
15
16 ; INV ERROR
17 01657 410354004400 OR,C2 ; Q(22) := 1 (=OVERFLOW)
18 01660 0116640051C4 INVER: SZQ CAND,M2,STAT,STAT ; STATUS(22:23) := 0;
19 01661 0344020016C1 CAL F,F,DPUER ; GOTO DPU ERROR
20 01662 015560000012 ZBB AND,WRKO ; WRKO := 0
21 01663 411754002013 SZB OR,MESS,WRK1 ; WORK1 := 0,-2048
22 01664 434400002054 JMP F,F,ZSTR2 ; GOTO ZSTR2
23
24
25
26

```

```

10066 CPU MICROPROGRAM GI APR 1982
01
02 ; CMV WPRE(=ADDR_A) W(=ADDR_B) SB(=ADDR_C) WO(=REP_COUNT)
03 ;
04 ; CMV : B(I) := B(I) + A(I) * C , FOT I = 0, 1, ... , WO-1
05 ;
06 ; CMVI: B(I) := B(I) - A(I) * C , FOR I = 0, 1, ... , WO-1
07 ;
08 CMV: ZBB AND,CAUSE ; ADD_SIGN := +
09 01665 015560000006 LDIM 4000,4000 ; MODUS
10 01666 000440004000 JMP F,F,CMV1 ; GOTO CMV1;
11
12 CMVI: SZB OR,M12,CAUSE ; ADD_SIGN := -
13 01670 411754006006 LDIM 6000,4000 ; MODUS
14 01671 400460004000 OR,IMOP,WRKO ; MODUS := CLEAR OR ADDSIGN OR
15 01672 015754000012 ZAS SUB,WRKO,ILIM ; ZERO_EXP
16
17 ; PREPARE THE LOOP
18 01674 011664005104 SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0;
19 01675 011754005015 SZB OR,M2,WRK3 ; WORK3 := 3;
20 01676 414611000000 ZA SUBO,WO ; ALU := - REP_COUNT;
21 01677 234402010633 CAL F,NNEG,GTDWD RTN ; IF NEG GOTO GTDWD ELSE RETURN;
22 01700 434400421703 JMP T,NZ,CMVLO ; IF <> 0 THEN GOTO CMVLO
23 01701 41067000226C SA EXOR,MESS,WRK1 ; IF WORK1 <> MESS
24 01702 234400421703 JMP T,NZ,CMVLO RTN ; THEN GOTO CMVLO ELSE RETURN;
25 01703 00461000766C CMVLO: ZAS SUB,WRK1,SP17 ; SP16, SP17 := C;
26 01704 00461000724C ZAS SUB,WRKO,SP16 ;

```

10067 GPU MICROPROGRAM GI APR 1982

```

01
02
03 C1705 0141540000001 ; CMV LOOP
04 C1706 4155140000007 CMVL: ZBQ
05 C1707 034402000633 ZQB
06 C1710 034400421713 CAL
07 C1711 41067000226C JMP
08 C1712 434400021746 SA
09 C1713 01421400024C JMP
10 C1714 011754006412 CMVL1: ZAQ
11 C1715 0344020015C4 SZR
12 CAL
13
14 C1716 014554750013 ; MULT
15 C1717 41451414000C ZBR
16 C1720 41415400000C ZQR
17 C1721 415514000007 ZBQ
18 C1722 41451400000C ZQB
19 C1723 41451400000C ZG
20 ; LOAD C ZG
21 C1724 4107541574CC SZR
22 C1725 4107541470CC SZR
23
24 ; GET R CAL
25 C1726 034402000633 CAL
26
27 ; WAIT
28 C1727 434402701513 FPUW3: CAL
29 C1730 41475400600C RZ
30 C1731 434400631727 JMP
31 C1732 01426000732C RAQ
32 C1733 0344024216C1 CAL

; Q := ADDR_A;
; SB := Q;
; WORKO,WORK1 := A;
; IF <> 0 THEN GOTO CMVL1;
; IF WORK1 = MESS
; THEN GOTO CMV CONTROL;
; SAVE WORKO
; WORKO := MODUS
; GOTO MODU1;

; FPUOP1 := WORK1; UNITFNC := SL;
; FPUOPO := Q;
; Q := W
; SB := Q
; NO OP
; NO OP

; FPUOP1 := SP17
; FPUOPO := SP16;

; WORKO,WORK1 := B;

; IF INTERRUPT THEN GOTO DPUIN;
; IF DPU NOT_READY
; THEN GOTO FPUW3;
; Q := FPUSTATUS;
; IF NOTZERO GOTO DPUER;

```

```

OR,WPRE
OR,SB
F,F,GTDWD
T,NZ,CMVL1
EXOR,MESS,WRK1
F,NZ,CMVC
OR,WRKO
OR,ILIM,WRKO
F,F,MODU1

```

```

OR,WRK1,FPUSL
OR,FPOPO
OR,W
OR,SB
OR
OR

```

```

OR,SP17,FPOP1
OR,SP16,FPOPO

```

```

F,F,GTDWD

```

```

T,INTR,DPUIN
OR,FPURO
T,FPUNR,FPUW3
AND,FPUST,WRK3
T,NZ,DPUER

```

10068 GPU MICROPROGRAM GI APR 1982

```

01
02
03 ; ADD B;
04 01734 014614150140 ZAR OR,CAUSE,FPULL ; LOAD ADDSIGN AND ZEROTAIL
05 01735 014620140140 ZAR AND,CAUSE,FPOPO ;
06 01736 414154000000 ZBQ OR,W ; Q := ADDR_B;
07 01737 415514000007 ZQB OR,SB ; SB := Q;
08 01740 414514000000 ZQ OR ; NO OP
09 01741 414514000000 ZQ OR ; NO OP WAIT DPU READY
10 01742 434402001476 CAL F,F,ADD2 ; GOTO ADD2;
11
12 ; STORE
13 01743 014520550000 ZQR AND,FPSTR ; FPUOP1 := 0, UNITFNC := STORE
14 01744 014520140000 ZQR AND,FPOPO ; FPUOPO := 0
15 01745 034402001640 CAL F,F,INV3 ; GOTO INV3
16
17 ; CMV CONTROL
18 01746 415441000321 CMVC: ABB ADD0,WRK3,WPRE ; ADDR_B := ADDR_B + 4;
19 01747 015441000320 ABB ADD0,WRK3,W ; ADDR_A := ADDR_A + 4;
20 01750 014520220000 ZQR AND,READP ; I/O ADDR := 0;
21 01751 015544000003 ZBB SUN,GRX ; WO := WO - 1;
22 01752 234400421705 JMP T,NZ,CMVL ; IF NOT_ZERO GOTO CMV LOOP
23 RTN ; ELSE RETURN
24
25
26
27

```

FILL 2000

10069 GPU MICROPROGRAM GI APR 1982

```

01 ; STR
02 ; STR
03 ;
04 ;
05 ;
06 W(=HEADADDR) SB(=DISP)
07 WORK5 = W +++IT IS POSSIBLE TO STORE IN W+++
08 SP = 0 GIVE SINGLE PRECISION ROUNDED RESULT
09 SB <> 0 GIVE DOUBLE PRECISION ROUNDED RESULT
10 ;
11 ;
12 STR: ZB OR,SB ; IF SB = 0
13 C2000 414554000007 JMP F,NZ,STRS ; THEN GOTO STORE_SINGLE
14 C2001 034400022057 ;
15 ;
16 ; START STORE DPU
17 STRD: LDIM 002C,0000 ; DOUBLE ROUND CONSTANT = 1B31
18 C2002 4004002000CC RZR OR,IMOP,FPSTR ; FPUOP1 := IMOP, UNITFNC := STORE
19 C2003 4147545500CC ZBR AND,WRK0,FPOPO ; FPUOPO := 0 (I.E. DOUBLE STORE)
20 ;
21 ; GET STOREADDRESSES ; Q := W
22 C2005 4141540000CC ZBQ OR,W ; SB := SB + Q
23 C2006 415400000167 AGB ADD,SB,SB ; WRK5 := Q
24 C2007 0155140C0017 ZQB OP,WRK5 ;
25 ; PREPARE WRK1 MASK FOR FRAC(24:35)
26 C2010 411774006013 SZB EXNOR,M12,WRK1 ; WRK1 := 1 EXT 12 CON 0 EXT 12
27 C2011 400400000043 LDIM 00CC,0043 ; IMOP := 35
28 C2012 415754000016 RZB OR,IMOP,WRK4 ; WRK4 := 35
29 C2013 4103540C50CC SZQ OR,M2 ; Q := 3;
30 C2014 011664005104 SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0;
31 ;
32 ; WAIT DPU
33 FPUW6: CAL T,INTR,DPUIN ; IF INTERRUPT GOTO DPUIN
34 C2015 434402701513 RZ OR,FPURO ; IF FPU_NOT_READY
35 C2016 4147540060CC JMP T,FPUNR,FPW6 ; THEN GOTO FPUW6
36 C2017 434400632015 RZB OR,FPUR1,WRK3 ; WORK3 := TAILFRAC(24:35) CON HEADXPO
37 C2018 015754006415 RQQ AND,FPUST ; Q(22:23) := DPUSTATUS(22:23)
38 C2019 4143200070CC JMP T,NZ,STRER ; IF <>0 THEN GOTO STR ERROR;
39 C2020 434400422046 RZB OR,FPURO,WRKO ; WORKO := TAILFRAC(0:23);
40 C2021 015754006012 JMP F,NEG,ZSTR ; IF NEG THEN GOTO ZSTR;
41 C2022 434400012047 ZQR AND,FPOP1 ; START DPU
42 C2023 0145201500CC ZQR AND,FPOPO ; START DPU
43 C2024 415460000333 ABB AND,WRK3,WRK1 ; WRK1 := FRAC(24:35) CON 12 EXT C

```



```

10070 GPU MICROPROGRAM GI APR 1982
01
02 ; SET TAIL EXPO
03 02030 015354000735 WRK3,WRK3
04 02031 015445000355 SUNO,WRK4,WRK3
05 02032 41064000232C ADD,MESS,WRK3
06 02033 434400012047 F,NNEG,ZSTR
07 02034 411660006335 AND,M12,WRK3,WRK3
08 02035 015454000333 OR,WRK3,WRK1
09 02036 434402002063 CAL F,F,GPUST
10
11 ; LOAD HEADADDRESS
12 02037 415614000367 ZAB OR,WRK5,SB
13
14 ; NOW DPU MUST BE READY
15 02040 015754006413 STR1: RZB OR,FPUR1,WRK1
16 02041 015754006012 RZB OR,FPURO,WRKO
17 02042 034404642656 WJMP T,BERR,INTB
18 02043 434402002063 CAL F,F,GPUST
19 02044 414514000000 ZQ OR
20 02045 634404642656 WJMP T,BERR,INTB RTN
21
22 ; GOTO DPUER
23 02046 034402001601 STRER: CAL F,F,DPUER
24
25 ; ZERO STORE
26 02047 415620000252 AND,WRKO,WRKO
27 02050 411754002013 ZSTR: ZAB OR,MESS,WRK1
28 02051 434402002063 ZSTR1: CAL F,F,GPUST
29 02052 415614000367 ZAB OR,WRK5,SB
30 02053 034404642656 WJMP T,BERR,INTB
31 02054 434402002063 ZSTR2: CAL F,F,GPUST
32 02055 414514000000 ZQ OR
33 02056 634404642656 WJMP T,BERR,INTB RTN
34
35 ; STORE SINGLE
36 02057 014520550000 STRS: ZQR AND,FPSTR
37 02060 014520140000 ZQR AND,FPOPO
38 02061 034400001636 JMP F,F,INV2
39
40 ; KS = KEY STORE : 51
41 02062 214514000000 KS: ZQ OR
42
43

```

```

; WRK3 := SIGNEXTENDED HEAD_EXPO
; WORK3 := WORK3 - 35 <*TAIL EXP*>
; IF WORK3 < -2048
; THEN GOTO ZERO STORE
; WRK3 := TAIL EXPO
; WRK1 := TAIL(FRAC(24:35) CON EXPO)
; STORE TAILPART

; SB := WRK5

; WRK1 := TAIL(FRAC(24:35) CON EXPO)
; WRKO := FRAC(0:23)
; WAIT, IF BUSERROR GOTO INTB
; GOTO GPUSTORE
; NO OP
; WAIT, IF BUSERROR GOTO INTB
; ELSE RETURN

; GOTO DPUER

; WRKO := 0
; WORK1 := 0, -2048;
; CAL GPUSTORE
; SB := WRK5
; WAIT, IF BUSERROR GOTO INTB
; GOTO GPUSTORE
; NO OP
; WAIT, IF BUSERROR GOTO INTB
; ELSE RETURN

; FPUOP1 := 0, UNITFNC := STORE
; FPUOPO := 0
; GOTO INV2

RTN ; NO_OP RETURN

```

IC071 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
; SUBROUTINE GPU STORE
; *****
; GPU STORE WORKO CON WORK1 IN THE MEMORY
; PRELOCATION AND LOCATION
;
; WORK2 = SB + BASE
GPUST: SAB ADD,BASE,SB,WRK2 ; WRK2 := SB + BASE
SA SUNO,LLIM,WRK2 ; IF WRK2 < LOWER_LIMIT
JMP F,NNEG,GPUS1 ; THEN GOTO GPUS1
SA SUB,ULIM,WRK2 ; IF WRK2 >= UPPR_LIMIT
JMP F,NEG,INTO ; THEN GOTO INTO
ZAR OR,WRK1,DATO ; DATAOUT := WORK1
ZAR OR,WRK2,WRTP ; I/O ADDR := WRK2, WRITEP
JMP T,NMADR,INTO ; IF NOT_M_ADDR GOTO INTO
SAB SUNO,C2,WRK2,WRK2 ; WRK2 := WRK2 - 2
SA SUNO,LLIM,WRK2 ; IF WRK2 < LOWER_LIMIT
JMP F,NNEG,GPUS2 ; THEN GOTO GPUS2
; WAIT
WJMP T,BERR,INTB ; IF BUSERRROR GOTO INTB
ZAR OR,WRK0,DATO ; DATAOUT := WRK0
ZAR OR,WRK2,WRTP RTN ; I/O ADDR := WRK2, WRITEP
; RETURN

```

10072 GPU MICROPROGRAM GI APR 1982

```

01
02 ; IT IS POSSIBLE TO STORE IN MEMORY(8) AND W3
03 GPUS2: SAB SUNO,C2,SB,SB ; SB := SB - 2
04 ZAB OR,WRKO,WRK1 ; WRK1 := WRKO
05 ZAB AND,WRK2,WRK2 ; WRK2 := 0
06 WJMP T,BERR,INTB ; WAIT, IF BUSERROR GOTO INTB
07 JMP F,F,GPUS3 ; GOTO GPUS3
08
09 GPUS1: SZB OR,M12,WRK2 ; WRK2 := 0 EXT 12 CON 1 EXT 12
10 GPUS3: SA SUNO,M8,SB ; IF SB >= 8
11 JMP T,NNEG,INTO ; THEN GOTO INTO
12 ZBR OR,SB,READP ; I/O ADDR := SB, READP
13 JMP T,NWADR,INTO ; IF NOT_W-REG GOTO INTO
14 ZAB OR,WRK1,GRX ; W(I/O) := WRK1
15
16 ZA OR,WRK2 ; IF WRK2 <> 0
17 JMP T,NZ,GPUS4 RTN ; THEN GOTO GPUS4 ELSE RETURN
18
19 GPUS4: SABR SUNO,C2,SB,SB,READP ; I/OADDR := SB := SB - 2, READP
20 ZAB OR,WRKO,GRX RTN ; W(I/O) := WRKO;
21
22
23

```

!OC73 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04 ; SQUAREROOT WPRE,W := Sqrt( DWD(SB) )
05 ;
06 ; THE SQUAREROOT OF THE FLOATING POINT DWD(SB) IS TAKEN
07 ; AND THE RESULT IS STORED IN WPRE,W
08 ; NEGATIVE RADICANDS GIVE OVERFLOW
09
10 C2120 034402000633 SQR2: CAL F,F,GTDWD ; LOAD RADICAND
11 C2121 434400452132 JMP T,NORM,SQR21 ; IF NORMALIZED GOTO SQR21
12
13 C2122 415354000674 EXT WRK1,WRK2 ; WORK2 := EXP
14 C2123 0116640006273 SAB CAND,M12,WRK1,WRK1 ; WORK1 := FRAC(24:35) CON 0
15 C2124 434402001145 CAL F,F,NORMA ; GOTO NORMALIZE
16 C2125 414154000000 SQR22: ZBQ CR,W ; WORK1:=
17 C2126 415514000013 ZQB CR,WRK1 W;
18 C2127 014154000001 ZBQ CR,WPRE ; WORKO :=
19 C2130 015514000012 ZQB CR,WRKO WPRE;
20 C2131 234400452132 JMP T,NORM,SQR21 RTN ; IF NORMALIZED GOTO SQR21 ELSE RETURN
21
22 C2132 034400012211 SQR21: JMP F,NEG,SQRTE ; IF NEGATIVE THEN GOTO SQR2 EXCEPTION
23 ; SAVE RADICAND
24 ZAB OR,WRK1,WRK5 ; WORK5 := WORK1
25 C2133 415614000277 ZAB OR,WRKO,WRK4 ; WORK4 := WORKO
26
27 ; SAVE INTEGER RADICAND
28 SZR SUB,C2,WRK1 ; WORK1 := 2 - 1
29 C2135 411750004413 AB AND,WRK5,WRK1 ; ALU := EXP EXTRACT 1
30 C2136 414460000373 JMP T,NZ,BFSQ4 ; IF EVEN EXPO
31 C2137 434400422141 SSRB OR,WRKO,Z,NL ; THEN WORKO := WORKO // 2
32 C2140 022554000012 BFSQ4: SSRB OR,WRKO,Z,NL ; WORKO :=
33 C2141 022554000012 SSRB OR,WRKO,Z,NL ; WORKO // 4
34 C2142 022554000012 ZAB OR,WRKO,SB ; SB := RADICAND
35 C2143 415614000247 ZAB OR,WRKO,WPRE ; WPRE := RADICAND
36

```

10074 GPU MICROPROGRAM GI APR 1982

```

01
02 ; LINEAR APPR OF SQRT(WPRE,W) (WPRE,W AS LONG)
03 LDIM 0733,7766 ; IMOP := 1 949 686
04 RAB ADD,IMOP,SB,WRKO ; WORKO := 1 949 686
05 ABB ADD,SB,WRKO + 2 * RADICAND;
06 ZAB OR,WRKO,CAUSE ; CAUSE := ITERAND
07
08 ; NEWTON INTEGER
09 CAL F,F,WDBF
10
11 SSRA ADD,CAUSE,W,Z,NL
12 ZBQ OR,W
13 ZGR OR,WRKO
14 ZQB OR,CAUSE
15 ZAB OR,SB,WPRE
16 CAL F,F,WDBF
17 ABB ADD,CAUSE,W
18 JMP F,OVFL,BFSQ5
19 SSRB OR,W,Z,NL
20
; W := WPRE // WORKO;
; WDBF ADDR FIRST AFTER WD
; W := (W+CAUSE) // 2
; WORKO :=
; CAUSE :=
; ITERAND;
; WPRE := RADICAND
; W := WPRE // WORKO
; W := W + CAUSE
; IF -, OVERFLOW GOTO BFSQ5
; ELSE W := W // 2;

```

!0075 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05 02163 414154000000
06 02164 015514000012
07 02165 015614000341
08 02166 01561400036C
09 02167 015354000774
10 02170 022541004014
11 02171 011660006313
12 02172 015614000246
13 02173 015614000267
14
15 02174 034402001403
16
17
18 02175 015614000152
19 02176 015614000173
20
21 02177 41035400500C
22 02200 022154000417
23 02201 034402001334
24
25
26
27
28 02202 414154000000
29 02203 015514000014
30 02204 015354000714
31 02205 01032400600C
32 02206 015544000014
33 02207 411660006314
34 02210 21541400030C
35
36
37 02211 415614000241
38 02212 41561400026C
39 02213 011654004504
40 02214 234400551206
41

; PREARE NEWTON REAL
BFSQ5: ZBQ OR,W
      ZQB OR,WRKO
      ZAB OR,WRK4,WPRE
      ZAB OR,WRK5,W
      EXT WRK5,WRK2
      SSRB ADDO,WRK2,SGN,NL
      SAB AND,M12,WRK2,WRK1
      ZAB OR,WRKO,CAUSE
      ZAB OR,WRK1,SB
; DIVIDE
      CAL F,F,FDBF
      ZAB OR,CAUSE,WRKO
      ZAB OR,SB,WRK1
; SET ADDCONDITION AND ADD
      SZQ OR,M2
      DSRB OR,WRK5,Z,MC
      CAL F,F,FABF
; DIVIDE BY 2
      ZBQ OR,W
      ZQB OR,WRK2
      EXT WRK2,WRK2
      SQQ CAND,M12
      ZBB SUN,WRK2
      SAB AND,M12,WRK2,WRK2
      AGB OR,WRK2,W
; SQRT
      ZAB OR,WRKO,WPRE
      ZAB OR,WRK1,W
      SAB OR,C2,STAT,STAT
      JMP T,FPMSK,INTF

; WORKO :=
; WPRE := FRAC(0:23)
; W := FRAC(24:35) CON EXP;
; WORK2 := EXP
; WORK2 := (EXP + 1) // 2;
; WORK1 := WORK2 EXTRACT 12
; CAUSE := WORKO
; SB := WORK1
; WPRE,W := WPRE,W / WORKO,WORK1
; FDBF AFTER GTOWD IN FRONT OF
; SAB CAND,M12,WRK1,WRK5
; WORKO := CAUSE
; WORK1 := SB < * REAL ITERAND * >
; Q := 3
; ADDCOND := Q(23)
; WPRE,W := WPRE,W + WORKO,WORK1
; FABF AFTER FSALI IN FRONT OF
; EXT WRK1,WRK2
; WORK2 :=
; EXP;
; Q := FRAC(24:35)
; WORK2 := EXP - 1
; WORK2 := EXP EXTRACT 12
; W := FRAC CON EXP
; WPRE := RES;
; W := WORK1
; STATUS := OVERFLOW;
; IF FPMSK THEN GOTO INTF ELSE RETURN
RTN ;
RTN ;

```

10076 GPU MICROPROGRAM GI APR 1982

```

; AUTO REDUCTION OF A DATAMATIC BLOCK
; CALL BF W3 X1 C5.
; W1 MAY BE ZERO ATT CALL ( NOT CLAIMED ).
; W0 W1 W2 W3 IS UNDEFINED AT RETURN.
;
; WORKLOCATIONS USED IN BLOCK FLOATING AUTO REDUCTION RESERVED BY THE
; CALLING PROCESS:
; B0 = BASE OF WORKLOCATION ; CAT_I1U + NLU_BASE
; C4 = BC + 2 ; AUTORED
; C3 = BC + 4 ; LR
; B7 = BC + 6 ; (R_MAX + 1)
; N2 = BC + 8 ; SZU
; C1 = BC + 10 ; CAT_SZP + NLR_BASE
; C0 = BC + 12 ; CAT_I1R
; N11 = BC + 14 ; 4 * (R_MAX + 1)
; B5 = BC + 16 ; TAIL_DISP
; C5 = BC + 18 ; BLOCK_FLOATING-, ACU-MODE / ADDSIGN
; C6 = BC + 20 ; BLOCK_EXP-R_BASE
; N13 = BC + 22 ; BLOCK_EXP-U TO BE SUBTRACTED FROM EXP
; B8 = BC + 24 ; BLOCK_EXP-U_BASE
; B6 = BC + 26 ; EXP-LIM
; B4 = BC + 28 ; STATUS_BASE
; N0 = BC + 30 ; U
; B1 = BC + 32 ; CAT_SZU + NLU_BASE
; C2 = BC + 34 ; FR
; B3 = BC + 36 ; LU
; B2 = BC + 38 ; FU

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

10077 GPU MICROPROGRAM GI APR 1982

```

01 ; WORKLOCATIONS IN GPU REGISTERS :
02 ;
03 ;
04 ; N1 = CAUSE ; I1U
05 ; N3 = W1 , X ; R
06 ; N4 = WORK4 ; I1R
07 ; N5 = WORK2 ; SZR
08 ; N6 = W3 , W ; ADDR_A < * IN W * >
09 ; N7 = W2 , WPRE ; ADDR_B < * IN WPRE * >
10 ; N8 = ILIM ; FULL_RED
11 ; N9 = WO ; REPETITIONS
12 ; N10 = RTC ; ACCU_ADDR = STORE_ADDR
13 ; ; ADDR_N2 IN WORKAREA
14 ; ; MODUS, BLOCKFLOATING MODE
15 ;
16 ; AFTER EACH CALL HAS THE CONTENT BEEN CHANGED IN :
17 ;
18 ; C5 : ACU_MODE
19 ;
20 ; TEST OP
21 C2215 014051000162 ABQ SUBO,SB,X ; O := SB - W1
22 C2216 014520220000 ZGR AND,READP ; I/O-ADDR := 0
23 C2217 415520000003 ZQB AND,GRX ; WO := 0
24 C2220 411750004402 SZB SUB,C2,X ; X := 1
25 C2221 011754004401 SZB OR,C2,WPRE ; WPRE := 2
26 C2222 411754005000 SZB OR,M2,W ; W := 3
27 C2223 410650004420 SA SUB,C2,W1 ; IF W1 <> 1
28 C2224 034400420135 JMP T,NZ,ILLOP ; THEN GOTO ILLOP
29 C2225 410651005060 SA SUBO,M2,W3 ; IF W3 <> 3
30 C2226 034400420135 JMP T,NZ,ILLOP ; THEN GOTO ILLOP
31
32

```


1007E GPU MICROPROGRAM GI APR 1982

```

01
02
03
04 ; SET MODUS AND ADD SIGNBIT
05   ZQB OR,SB
06   CAL F,F,GETOP
07
08
09 LDIM 1000,0000
10 RAB AND,IMOP,WRKO,WRK4
11 SWAP WRKO,WRK5
12 LDIM 2000,0000
13 RAB AND,IMOP,WRK5,WRK3
14 ABB OR,WRK4,WRK3
15 SAB AND,M12,WRKO,WRKO
16 CAL F,F,STB
17 LDIM 4000,0000
18 RAB OR,IMOP,WRK3,WRKO
19 SWAP WRK4,WRK4
20 ABB OR,WRK4,WRKO
21 ZBS SUB,WRKO,SP16
22
23 ; SET 4*(R_MAX+1)
24 LDIM 0000,0014
25 RAB SUNO,IMOP,SB,SB
26 SAB ADD,C2,SB,WRK1
27 ZBS SUB,WRK1,SP17
28 WJMP T,BERR,INTB
29 CAL F,F,GETOP
30 ABB ADD,WRKO,WRKO
31 SAB SUNO,C2,SB,WRK5
32 SQB SUN,M2,SB
33 CAL F,F,STB
34
35 ; GET FU
36 LDIM 0000,0024
37 RAB ADD,IMOP,SB,WRK4
38 SAB ADDO,M2,WRK4,SB
39 WJMP T,BERR,INTB
40 CAL F,F,GETOP
41 SAB SUN,M2,WRK4,SB

; SB := ADDR C5
; WORKO := ACU_MODE

; IMOP := BLOCK_FL MASK
; WORK4 := BL_FL - BIT
; WORK5 := WORKO(12:23, 0:11);
; IMOP := SIGNBIT_MASK
; WORK3 := SIGNBIT;
; WORK3 := SIGNBIT OR BLFL
; WORKO := ADD_SIGN
; STORE IN C5.
; MODUS := CLEAR_R
;          OR SIGN
; SP16 := 0000, BLFL
;          OR MODUS, 0000

; IMOP := 12
; SB := C5 - 12 = B7
; WORK1 := B7 + 2 = N2
; SP17 := ADDR N2
; WAIT, IF BUSERROR GOTO INTB
; WORKO := R_MAX + 1
;          * 2;
; WORK5 := B7 - 2 = C3
; SB := C5 - 4 = N11 <* 0 = C5 *>
; STORE WORKO IN N11

; IMOP := 20
; WORK4 := N11 + 20 = C2
; SB := C2 + 4 = B2
; WAIT E.T.C
; WORKO := FU
; SB := C2 - 4 = NO

```

```

10079 GPU MICROPROGRAM GI APR 1982
01
02 ; NEXT COL. LOOP
03 ; CLAIMS : WORKO = U; WORK4 = C2; WORK5 = C3; SB = NO;
04
05 C2266 034402002554 BFNC: CAL F,F,STB ; STORE COL IN NO
06 ; TEST AUTORED ;
07 C2267 415614000255 ZAB OR,WRKO,WRK3 ; WORK3 := U
08 C2270 411645004767 SAB SUNC,C2,WRK5,SB ; SB := C3 - 2 = C4
09 C2271 034404642656 WJMP T,BERR,INTB ; WAIT E.T.C.
10 C2272 034402000321 CAL F,F,GETOP ; WORKO := AUTORED
11 C2273 034400022301 JMP F,NZ,BFNC1 ; IF NOT,AUTORED GOTO BFNC1
12
13 ; IF AUTORED STORE U AS LR
14 C2274 415614000367 ZAB OR,WRK5,SB ; SB := C3
15 C2275 415614000332 ZAB OR,WRK3,WRKO ; WORKO := U
16 C2276 034402002554 CAL F,F,STB ; STORE U IN C3
17 C2277 414514000000 ZQ OR ; NO OP
18 C2300 034404642656 WJMP T,RERR,INTB ; WAIT E.T.C.
19
20 ; LOAD I1U AND STORE IN CAUSE
21 C2301 011644005367 BFNC1: SAB SUN,M2,WRK5,SB ; SB := C3 - 4 = B0
22 C2302 034402000321 CAL F,F,GETOP ; WORKO := BASE I1U
23 C2303 415440000332 ABB ADD,WRK3,WRKO ; WORKO := ADDR I1U
24 C2304 415614000247 ZAB OR,WRKO,SB ; SB := WORKO
25 C2305 034402000321 CAL F,F,GETOP ; WORKO := I1U
26 C2306 015614000246 ZAB OR,WRKO,CAUSE ; CAUSE := I1U
27

```

10080 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05 02307 011645004747
06 02310 034404642656
07 02311 034402000321
08 02312 415440000332
09 02313 415614000247
10 02314 034402000321
11 02315 015614000254
12 02316 015440000314
13
14
15 02317 411640004767
16 02320 034402000321
17 02321 414445000254
18 02322 034400412535
19
20
21 02323 011754007407
22 02324 015614000312
23 02325 034402002554
24
25 02326 411754006012
26 02327 011660007252
27 02330 034400022343
28
29 02331 000400000024
30 02332 015640000367
31 02333 415614000177
32 02334 034404642656
33 02335 034402000321
34 02336 415440000332
35 02337 415614000247
36 02340 034402000321
37 02341 411645004767
38 02342 034402002554
39
40
41 02343 015614000347
42 02344 034404642656
43 02345 034402000321
44 02346 415614000242
45 02347 011754007415

; LOAD SZU
SUN0,C2,WRK4,SB
T,BERR,INTB
F,F,GETOP
ADD,WRK3,WRKO
OR,WRKO,SB
F,F,GETOP
OR,WRKO,WRK2
ADD,WRK2,WRK2

; TEST SZU > RMAX + 1
SAB
CAL
AB
JMP

; STORE SZU
SZB
ZAB
CAL

SZB
SAB
JMP

LDIM
RAB
ZAB
WJMP
CAL
ABB
ZAB
CAL
SAB
CAL

FR
NBLF1: ZAB
WJMP
CAL
ZAB
SZB

; SB := C2 - 2 = B1
; WAIT E.T.C.
; WORKO := BASE SZU
; WORKO := ADDR SZU
; SB := WORKO
; WORKO := SZU
; WORK2 := 2 * SZU;

; SB := C3 + 2 = B7
; WORKO := RAMX + 1;
; ALU := SZU - (RMAX+1)
; IF SZU > (RMAX+1) GOTO BFIC

; SB := N2
; WRKO := WRK2 <* SZU *>
; STORE IN N2

; WORKO := 12 EXT 0, 12 EXT 1
; EXTRACT BLFL?
; IF ZERO GOTO NBLF1
; IMOP := 20
; SB := C3 + 20 = B8
; WORK5 := B8
; WAIT E.T.C.
; WORKO := EXPU BASE
; WORKO := ADDR EXPU
; SB := WORKO
; WORKO := EXPU
; SB := B8 - 2 = N13
; STORE EXPU IN N13

; SB := C2
; WAIT E.T.C.
; WORKO := FR
; W1 := FR
; WORK3 := N2

```

10081 GPU MICROPROGRAM GI APR 1982

```

01 ; NEXT ROW LOOP
02 ; CLAIMS : WORK3 = N2; SP17 = N2;
03 ; BFN: SZB OR,SP17,SB
04 C2350 011754007407 ; TEST R < SZU -1
05 ; SB := N2
06 CAL F,F,GETOP ; WORKO := SZU
07 ABQ SUNC,WRKO,X ; Q := R - SZU
08 ZQ ADDO ; ALU := R - SZU + 1
09 JMP F,NNEG,BFIR ; IF R < SZU -1 GOTO BFIR
10 ZAB OR,WRKO,WRK5 ; WORK5 := SZU
11
12 ; LOAD I1R
13 SAB ADDO,M2,SB,SB ; SB := N2 + 4 = CO
14 CAL F,F,GETOP ; WORKO := CAT_I1R_BASE
15 ABQ ADD,WRKO,X ; Q := WORKO + R < * ADDR I1R * >
16 ZQR OR,SB ; SB := Q
17 CAL F,F,GETOP ; WORKO := I1R
18 ZAB OR,WRKO,WPRE ; W2 := I1R
19
20 ; GET SZR
21 SAB ADD,C2,WRK3,SB ; SB := N2 + 2 = C1
22 CAL F,F,GETOP ; WORKO := CAT_SZR
23 ABQ ADD,WRKO,X ; Q := CAT_SZR + R < * ADDR SZR * >
24 ZQB OR,SB ; SB := ADDR SZR
25 CAL F,F,GETOP ; WORKO := SZR;
26 ABB ADD,WRKO,WRKO ; WORKO := 2 * SZR;
27

```

!0082 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05 C2372 414445000372
06 C2373 434400412375
07 C2374 015614000372
08
09
10 C2375 015614000254
11 C2376 011645004727
12 C2377 034402000321
13 C2400 414445000254
14 C2401 434400412525
15
16
17 C2402 015440000314
18 C2403 415440000301
19 C2404 014214000140
20 C2405 415614000037
21 C2406 015440000377
22 C2407 415400000372
23 C2410 004610004240
24 C2411 015400000316
25
26
27 C2412 411640005567
28 C2413 034402000321
29 C2414 414445000257
30 C2415 034400412420
31 C2416 004520006400
32 C2417 434400002422
33
34 C2420 015614000257
35 C2421 004444006652
36
37
38 C2422 015445000317
39 C2423 034400412425
40 C2424 415620000377
41 C2425 022554000017
42 C2426 022554000017
; ALU := SZR - SZU
; IF SZU < SZR THEN GOTO BFNR1
; ELSE SZR := SZU;
; WRK2 := SZR;
; SB := N2 - 2 = B7
; WORKO := RMAX + 1
; ALU := SZR - (RMAX+1)
; IF SZR >= (RMAX+1) GOTO BFIR
; SZR := SZR * 2;
; W2 := I1R+SZR < * ADDR_B * >
; Q := I1U
; WORK5 := R
; WORK5 := 2 * R
; WORKO := I1U + 2 * R < * STORE_ADDR * >
; RTC := ACCU_ADDR
; WORK4 := I1U + SZR; < * ADDR_A * >
; SB := B7 + 8 = N11
; WORKO := (RMAX+1)*4
; ALU := R - (RMAX+1)
; IF R >= (RMAX+1) GOTO BFIO
; FULL_RED := -1 < * TRUE * >
; GOTO BFI1
; WRK5 := (RMAX+1)
; FULL_RED := 0 < * FALSE * >
; WORK5 := MAX_R - SZR;
; IF REP_COUNT * 4 < 0 THEN
; REP_COUNT := 0;
; WORK5 := 4 * REP_COUNT
; // 4;
; CALCULATE CP_ADDR AND STORE_ADDR
; TEST SZR < SZU
AB SUNO,WRK5,WRKO
JMP T,NNEG,BFNR1
ZAB OR,WRK5,WRKO
; TEST SZR > (RMAX+1)
BFNR1: ZAB OR,WRKO,WRK2
SAB SUNO,C2,WRK3,SB
CAL F,F,GETOP
AB SUNO,WRKO,WRK2
JMP T,NNEG,BFIR
; CALCULATE CP_ADDR AND STORE_ADDR
ABB ADD,WRK2,WRK2
ABB ADD,WRK2,WPRE
ZAQ OR,CAUSE
ZAB OR,W1,WRK5
ABB ADD,WRK5,WRK5
AGB ADD,WRK5,WRKO
ZAS SUB,WRKO,RTC
AGB ADD,WRK2,WRK4
; TEST FOR FULL_RED
SAB ADD,M8,SB,SB
CAL F,F,GETOP
AB SUNO,WRKO,WRK5
JMP T,NNEG,BFIO
ZQS AND,I1IM
JMP F,F,BFI1
; NOT FULLRED
BFIO: ZAB OR,WRKO,WRK5
ABS SUN,WRKO,WRKO,I1IM
; SET REPITICN_COUNT
BFI1: ABB SUNO,WRK2,WRK5
JMP T,NNEG,BFII2
ZAB AND,WRK5,WRK5
SSRB OR,WRK5,Z,NL
SSRB OR,WRK5,Z,NL

```

```

!0083 GPU MICROPROGRAM GI APR 1982
01
02 ; CLEAR AR, BLOCKFL, ADD_SIGN, BLOCKFL_STR
03 SZB OR,SP16,WRKO ; WORKO := MODUS, ZEROEXP = 0
04 SAB CAND,M12,WRKO,WRKO ;
05 CAL F,F,MODU1 ;
06
07 ; MLA
08 ZAB OR,WRK4,W ; W3 := ADDR_A
09 ZAR AND,WRKO,READP ; I/O_ADDR := 0
10 ZAB OR,WRK5,GRX ; WO := REPCOUNT
11 CAL T,NZ,MLA1 ; IF WO <> 0 GOTO MLA1
12 ; AT RETURN WPRE = DIV_ADDR;
13
14 ; SAVE DIA?
15 ABR SUBO,W2,W ; W3 := ADDR_B - ADDR_A
16 ZQR AND,READP ; I/O_ADDR := 0, READP
17 ZAB OR,W3,GRX ; WO := IF DIA THEN 0 ELSE W3;
18
19 ; ADD UNRED ELEM
20
21 SZB OR,SP17,WRK4 ; WORK4 := N2
22 ; LOAD EXP FOR BLOCKFLOATING NORMALIZATION
23 LDIM OCC0,0014 ; IMOP := 12
24 RAB ADD,IMOP,WRK4,SB ; SB := N2 + 12 = C6
25 ZAB OR,SB,WRK2 ; WORK2 := C6
26 SZB OR,M12,WRKO ; WORKO := BLFL?
27 SAB AND,SP16,WRKO,WRKO ;
28 JMP F,NZ,NBLF2 ; IF ZERO GOTO NBLF2
29 CAL F,F,GETOP ; WORKO := EXP_R_BASE
30 ZBQ OR,X ; Q := R
31 AQB ADD,WRKO,SB ; SB := EXP_R ADDR
32 CAL F,F,GETOP ; WORKO := EXPR
33 ZAB OR,WRKO,WRK3 ; WORK3 := EXP_R
34 SAB ADD,C2,WRK2,SB ; SB := C6 + 2 = N13
35 CAL F,F,GETOP ; WORKO := EXP_U
36 ABB ADD,WRKO,WRK3 ; WORK3 := EXP_R + EXP_U
37 JMP F,F,LOADT ; GOTO LOADT
38 ZAB AND,WRK3,WRK3 ; WORK3 := 0;

```

10084 GPU MICROPROGRAM GI APR 1982

```

01
02
03 ; LOAD TAILPART AND SIGN OFF ADD
04 LOADT: SAB SUNO,C2,WRK2,SB
05 CAL F,F,GETOP
06 ZAB OR,WRKO,WRK4
07 SAB SUNO,C2,SB,SB
08 CAL F,F,GETOP
09 ZAB OR,WRKO,WRK5
10 SAB ADD,RTC,WRKO,SB
11 CAL F,F,GTDWD
12 EXT WRK1,WRK2
13 LDIM 7777,4000
14 RA SUN,IMOP,WRK2
15 JMP F,NEG,BFZA
16 ABB SUNO,WRK3,WRK2
17 RA SUN,IMOP,WRK2
18 JMP F,NEG,BFZA
19 SAB CAND,M12,WRK1,WRK1
20 ABR OR,WRK1,WRK4,FPULL
21 ZBR OR,WRKO,FPPO
22 ; LOAD HEADPART AND SUBTRACT RED_EXP
23 SZB OR,RTC,SB
24 CAL F,F,GTDWD
25 EXT WRK1,WRK4
26 ABB SUNO,WRK3,WRK4
27 SAB AND,M12,WRK4,WRK4
28 SAB CAND,M12,WRK1,WRK1
29 ABB OR,WRK4,WRK1
30 CAL F,F,ADD2
31 SZB OR,RTC,W
32 BFZA1:
33 ; TEST FULL-RED
34 SZN OR,ILIM
35 JMP F,NZ,BFSTD
36
37 ; TEST DIA
38 ZA OR,W0
39 JMP F,NZ,BFSG
40
; SB := C6 - 2 = C5
; WORKO := ADDSIGN
; WORK4 := ADDSIGN
; SB := C5 - 2 = B5
; WORKO := TAILDISP
; WORK5 := TAILDISP
; SB := TAIL_ADDR
; LOAD TAILPART TO WORKO,WORK1
; WORK2 := EXP_TAIL
; IMOP := -2048;
; ALU := TAIL_EXP + 2048 - 1;
; IF TAIL_EXP <= -2048 GOTO BFZA;
; WORK2 := EXP - REDEXP;
; ALU := TAIL_EXP + 2048 - 1;
; IF TAIL_EXP <= -2048 THEN GOTO BFZA
; WORK1 := WORK1(0:11) CON 0 EXT 12
; FPUOP1 := WRK1 CON ADDSIGN; OP = LL
; FPUOPU := WORKU
; (=EXP_R + EXP_U)
; SB := HEAD_ADDR
; WORKO,WORK1 := HEAD;
; WORK4 := EXP
; WORK4 := EXP - RED_EXP
; WORK4 := EXP EXTRACT 12
; WORK1 := FRAC(24:35) CON 0 EXT 12
; + EXP
; GOTO ADD2 HEAD
; W3 := HEAD_ADDR_A;
; ALU := FULL-RED
; IF NOT_FULL-RED GOTO BFSTOREDOUBLE
; ALU := DIA
; IF ZERO GOTO SQUAREROOT

```

10085 GPU MICROPROGRAM GI APR 1982

```

01
02
03
04
05 C2521 015614000047      ; DIVIDE AR
06 C2522 434402001603      ZAB
                                CAL
                                F,F,ARM
                                ; SB := DIV_ADDR
                                ; GOTO MULT AR
07
08 C2523 034402002057      ; STORE IN BLOCKFLOATING MODE REDUCED ELEMENT
                                CAL
                                F,F,STRS
                                ; GOTO STRS
09
10
11 C2524 011754007415      ; INCREASE R
                                OR,SP17,WRK3
                                ; ONLY CLAIM : SP17 = N2 *
12 C2525 011640004422      BFIR: SZB
                                ADD,C2,W1,X
                                ; WORK3 := N2
                                ; W1 := W1 + 2
13 C2526 411644005327      BFIR: SAB
                                SUN,M2,WRK3,SB
                                ; SB := N2 - 4 = C3
14 C2527 034402000321      BFIR: SAR
                                F,F,GETOP
                                ; WRK0 := LR
15 C2530 01445100C242      BFIR: CAL
                                SUBO,WRK0,X
                                ; ALU := LR - R
16 C2531 03440041235C      BFIR: AR
                                T,NEG,BFNR
                                ; IF R <= LR THEN GOTO BFNR
17
18
19
20 C2532 415614000177      ; INCREASE CCL
21 C2533 400400000032      ; CLAIMS : SB = C3; SP17 = N2;
                                LDIM
                                OR,SB,WRK5
                                ; WORK5 := C3
22 C2534 4156400000336      BFIC1: ZAB
                                RAB
                                ADD,IMOP,WRK3,WRK4
                                ; IMOP := 26
                                ; WORK4 := N2 + 26 = C2
23
24 C2535 011640004747      ; CLAIMS : WRK4 = C2; WORK5 = C3; SP17 = N2;
                                SAB
                                ADD,C2,WRK4,SB
                                ; SB := C2 + 2 = B3
25 C2536 034402000321      BFIC: CAL
                                F,F,GETOP
                                ; WORK0 := LU
26 C2537 01421400024C      ZAQ
                                OR,WRK0
                                ; G := LU
27 C2540 411644005347      SAB
                                SUN,M2,WRK4,SB
                                ; SB := C2 - 4 = N0
28 C2541 034402000321      CAL
                                F,F,GETOP
                                ; WORK0 := U
29 C2542 011640004652      SAB
                                ADD,C2,WRK0,WRK0
                                ; WORK0 := U + 2;
30 C2543 01440500024C      AQ
                                SUNC,WRK0
                                ; ALU := LU - U
31 C2544 234400412266      JMP
                                T,NEG,BFNC
                                RTN ; IF U <= LU GOTO BFNC ELSE RETURN
32
33

```



```

10086 GPU MICROPROGRAM GI APR 1982
01 ; ZERO BLOCKNORMALIZE
02 C2545 011754002014 BFZA: SZB OR,MESS,WRK2
03 C2546 034400002514 JMP F,F,BFZA1
04
05 ; BF STORE DOUBLE NORMAL MODE
06 C2547 015560000012 AND,WRKO
07 C2550 034402001504 F,F,MODU1
08 C2551 415614000367 ZAB OR,WRK5,SB
09 C2552 034402002002 CAL F,F,STRD
10 C2553 034400002524 JMP F,F,BFIRO
11
12 ; STORE WORD < * STWD STORES FROM W-REG * >
13 C2554 4116400000573 STB: SAB ADD,BASE,SB,WRK1
14 C2555 41064500126C SA SUNC,LLIM,WRK1
15 C2556 434400012672 JMP F,NEG,INTO
16 C2557 41065000166C SA SUB,ULIM,WRK1
17 C2560 434400012672 JMP F,NEG,INTO
18 C2561 41461403024C ZAR OR,WRKO,DATO
19 C2562 21461462026C ZAR OR,WRK1,WRTP
; WORK2 := -2048;
; GOTO BFZA1;
; WRKO := 0; < * MODUS * >
; GOTO MODU1
; SB := TAIL_DISP
; GOTO STORE DOUBLE
; GOTO BFIRO
; WORK1 := SB + BASE
; IF WRK1 < LOWERLIMIT
; THEN GOTO INTO
; IF WRK1 > UPPERLIMIT
; THEN GOTO INTO
; DATA_OUT := WRKO
RTN ; I/O_ADDR := WORK1, WRITEP, RETURN

```

JOC87 GPU MICROPROGRAM GI APR 1982

```

01 ; DIA
02 ; +++
03 ;
04 ; X = W1 : N3 ; NEXT ROW
05 ;
06 ;
07 ;
08 ;
09 ; WORK4 = 0 EXT 12 CON UNRED_EXP
10 ; SP17 = ADDR N2
11 ; SP16 = MODUS
12 ; W = W3 : HEADADDR AND IN RTC
13 ;
14 ; THE STORE OP CALL MUST BE NOT_BLOCK_FLOATING I.E. NORMALIZING
15 ; THE STORE OP IS CALLED WITH W = 0 AND SB = 0 (STORE IN W3W0)
16 ; THE STORE USES WORK0, WORK1, WORK3, WORK4
17 ;
18 ; SET MODUS TO NORMALIZING_STORE
19 C2563 40042000000000 ; BFSQ: LDIM 2000,0000 ; MASK FOR NORMALIZED STORE
20 C2564 011754007012 ; SZB OR,SP16,WRKO ; WORK0 := MODUS
21 C2565 015660000252 ; RAB AND,IMOP,WRKO,WRKO ; AND IMOP
22 C2566 0344020015C4 ; CAL F,F,MODU1 ; GOTO MODUS
23 ;
24 ; W2W3 := AR
25 C2567 0C040000000006 ; LDIM 0000,0006 ;
26 C2570 015754000000CC ; RZB OR,IMOP,W ; W := 6;
27 C2571 0344020002057 ; CAL F,F,STRS ; GOTO STORE SINGLE
28 ;
29 ; SET EXP_LCSS
30 C2572 015354000756 ; EXT WRK4,WRK4 ; WORK4 := UNRED_EXP
31 C2573 015354000474 ; EXT W3,WRK2 ; WORK2 := RED_EXP
32 C2574 415445000316 ; ABB SUNC,WRK2,WRK4 ; WORK4 := EXPLOSS
33 ;
34 ; SET ADDR CF STATUS
35 C2575 011754007415 ; SZB OR,SP17,WRK3 ; WORK3 := N2
36 C2576 4004000000026 ; LDIM 0000,0026 ; IMOP := 22;
37 C2577 4156400000335 ; RAB ADD,IMOP,WRK3,WRK3 ; WORK3 := N2 + 22 = N0
38 C2600 011645004727 ; SAB SUNC,C2,WRK3,SB ; SB := NO - 2 = B4
39 C2601 034402000321 ; CAL F,F,GETOP ; WORK0 := STATUSBASE
40 C2602 4140400000032 ; ABQ ADD,W1,WRKO ; Q := WORK0 + ROW
41 C2603 4154000000027 ; AQB ADD,W1,SB ; SB := Q + ROW
42 C2604 415614000177 ; ZAB OR,SB,WRK5 ; WORK5 := STATUS_ADDR
43 ;

```

```

10088 GPU MICROPROGRAM GI APR 1982
01
02
03
04 ; SET DIA_RESULT
05 02605 011750004412 SZB SUB,C2,WRKO
06 02606 414551000001 ZB SUBO,WPRE
07 02607 034400412633 JMP T,NNEG,BFI5
08
09 ; STORE STATUS
10 02610 015614000353 BFSQ1: ZAB OR,WRK4,WRK1
11 02611 434402002063 CAL F,F,GPUST
12 02612 411644005327 SAB SUN,M2,WRK3,SB
13 02613 034404642656 WJMP T,BERR,INTB
14
15 ; TEST EXPLOSS
16 02614 034402000321 CAL F,F,GETOP
17 02615 014445000256 AB SUNO,WRKO,WRK4
18 02616 034400412641 JMP T,NNEG,BFI6
19
20 02617 434402002125 CAL F,F,SQRT2
21
22 ; SET BLOCKFLOATING MODE TO INV.
23 02620 000430000000 LDIM 3000,0000
24 02621 011754007012 SZB OR,SP16,WRKO
25 02622 015660000252 RAB AND,IMOP,WRKO,WRKO
26 02623 034402001504 CAL F,F,MODU1
27 ; INVERT DIA AND STORE
28 02624 415614000052 ZAB OR,W2,WRKO
29 02625 415614000073 ZAB OR,W3,WRK1
30 02626 011754004000 SZB OR,RTC,W
31 02627 034402001632 CAL F,F,INV1
32
33 ; RETURN TO COL INCREASE
34 02630 011754007415 BFSQ7: SZB OR,SP17,WRK3
35 02631 411644005327 SAB SUN,M2,WRK3,SB
36 02632 434400002532 JMP F,F,BFIC1
37
; WORKO := 2 -1 < * DIA_RESULT * >
; ALU := -RESULT
; IF -, NEG THEN GOTO BFI5

; WORK1 := EXPLOSS
; GOTO STORE STATUS
; SB := NO - 4 = B6
; WAIT E.T.C.

; WORKO := EXPLIM
; ALU := EXPLOSS - EXPLIM
; IF EXPLOSS > EXPLIM GOTO BFI6

; GOTO SQRT2;

; IMOP := MASK;
; WORKO := MODUS
; AND MASK
; GOTO MODU1

; WORKO := W2;
; WORK1 := W3;
; W3 := STORE_ADDR
; GOTO INV1 IN INV

; WORK3 := N2;
; SB := N2 - 3-1 = C3;
; GOTO BFIC1

```

```

10089 GPU MICROPROGRAM GI APR 1982
01
02
03
04
05 ; SINGULAR BY LOSS OF DIGITS ; WORK5 = STATUSADDR
; SET STATUS
06 C2633 434400022636 F,NZ,BFSQ2 ; IF RESULT < 0 THEN
07 C2634 411754005012 OR,M2,WRKO ; WORKO := 3
08 C2635 434400002637 F,F,BFSQ9 ; ELSE
09 C2636 011741005012 ADDO,M2,WRKO ; WORKO := 4;
10 C2637 415560000013 AND,WRK1 ; EXPLOSS := 0
11 C2640 034400002642 F,F,BFSQ8 ; GOTO BFSQ8
12
13 ; EXPLOSS ; WORKO := 3
14 C2641 411754005012 OR,M2,WRKO
15
16 ; EXCEPTIONS, CLEAR DIA_ELEM
BFSQ8: ZAB OR,WRK5,SB ; SB := STATUS_ADDR
17 C2642 41561400C367 CAL F,F,GPUST ; STORE STATUS
18 C2643 434402002063 SZB OR,RTC,SB ; SB := ADDR_A
19 C2644 411754004007 ZBB AND,WRKO ; WORKO := 0
20 C2645 015560000012 SZB OR,MESS,WRK1 ; WORK1 := 0,-2048;
21 C2646 411754002013 WJMP T,BERR,INTB ; WAIT E.T.C.
22 C2647 034404642656 CAL F,F,GPUST ; STORE IN A
23 C2650 434402002063 ZQ OR ; NO OP
24 C2651 414514000000 WJMP T,BERR,INTP ; WAIT E.T.C.
25 C2652 034404642656 JMP F,F,BFSQ7 ; GOTO BFSQ7
26 C2653 03440000263C
27

```

10090 GPU MICROPROGRAM GI APR 1982

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16

FILL 2656

;BUS INTERRUPTS
;*****

FINT:
INTB:

C2656 40047777001C
C2657 015660000104
C2660 034402672665
C2661 434402662666
C2662 034402652667
C2663 40040400000C
C2664 434400000132

LDIM
RAB
CAL
CAL
CAL
LDIM
JMP

7777,10
AND,IMOP,STAT,STAT
T,BPAR,PARIT
T,BNACK,REJCT
T,BTIM,TIMUT
0400,0000
F,F,SEND1

; FINT: C. BUS ERROR DURING FETCH
;
; CLEAR EX BUT BIT 20
; IF BUSPARITY THEN PARITY
; IF BUS NACK THEN REJECT
; IF BUS TIMEOUT THEN TIMEOUT
; BUSERROR
; GOTO SEND1

```

10091 GPU MICROPROGRAM  GI APR 1982
01  C2665 211641005104  PARIT:  SAB  ADDO,M2,STAT,STAT  RTN  ; PARITY:
02  C2665 211641005104  PARIT:  SAB  ADDO,M2,STAT,STAT  RTN  ; EX(21):=1 , RETURN
03  C2666 215601000104  REJCT:  ZAB  ADDO,STAT,STAT  RTN  ; REJECT:
04  C2666 215601000104  REJCT:  ZAB  ADDO,STAT,STAT  RTN  ; EX(23):=1 , RETURN
05  C2667 611640004504  TIMUT:  SAB  ADD,C2,STAT,STAT  RTN  ; TIMEOUT:
06  C2667 611640004504  TIMUT:  SAB  ADD,C2,STAT,STAT  RTN  ; EX(22):=1
07
08  C2670 400400040000  INT2:  LDIM C004,0000  ; CODE ERROR
09  C2671 034404000132  INT2:  WJMP F,F,SEND1  ; GOTO SEND1
10
11  C2672 400402000000  INTO:  LDIM C20C,0000  ; READ/WRITE OUTSIDE LIMITS
12  C2673 434400000132  INTO:  JMP F,F,SEND1  ; GOTO SEND1
13
14
15  C2674 400400100000  INTA:  LDIM C01C,0000  ; INTEGER EXCEPTION
16  C2675 034400001207  INTA:  JMP F,F,INTFA  ; GOTO INTFA;

```

```

01 *****
02 ;
03 ;
04 ;
05 CPU 811 TCP ROUTINE
06 ;
07 *****
08 ;
09 ;
10 C2676 034402002747 TCPIN: CAL F,FALSE GCHAR
11 C2677 400400000103 LDIM 0,"C
12 C2700 014651000240 RA IMOP,WRKC
13 C2701 434400422705 JMP T,NZ TCP1
14 C2702 400400000001 LDIM 0,1
15 C2703 015754000012 RZB OR
16 C2704 434400002706 JMP F,FALSE ,+6
17 C2705 434402002720 TCP1: CAL F,FALSE FORMAT PUSH
18 C2706 115614000255 ZAB OR WRKO,WRK3
19 C2707 034402002747 TCP2: CAL F,FALSE GCHAR
20 C2710 400400000040 LDIM 0,40
21 C2711 014651000240 RA IMOP,WRKC
22 C2712 034400022724 JMP F,NZ ,EMUL
23 C2713 400400000015 LDIM 0,15
24 C2714 014651000240 RA IMOP,WRKC
25 C2715 034400022724 JMP F,NZ EMUL
26 C2716 434402002720 CAL F,FALSE FORMAT
27 C2717 655471400255 ABBR 31 WRKO,WRK3,40 LRTN
28
29
30 C2720 000400000005 FORMAT: LDIM 0,5
31 C2721 415640000252 RAB ADD IMOP,WRKC,WRKO
32 C2722 000400000017 LDIM 0,17
33 C2723 615660000252 RAB AND IMOP,WRKO,WRKO RTN
34
35 C2724 140400002727 EMUL: LDIM 0,CASEB/3 POP
36 C2725 015640070335 RABR ADD IMOP,WRK3,WRK3,MIX
37 C2726 034401000000 JMX F,FALSE

```

```

;WRKO:=NEXTCHAR
;IF CHAR = 'C' THEN
;WRKO:=1
;ELSE
;WRKO:=(WRKO+5)&17;
;WRK3:=WRKO
;WHILE CHAR<>'SP' AND CHAR<>'CR' DO
;BEGIN
;IF CHAR = 'SP' THEN
;GOTO EMUL
;IF CHAR = 'CR' THEN GOTO EMUL;
;WRK3:=WRK3 EXOR WRKO;
;END;
;WRKO:=WRKO+5;
;WREKO:=WRKO AND17, RETURN.
;GOTO THE PROPER
;INTERPRETER ROUTINE.
;MIX:=CASEBASE+WRK1, JMP MIX;

```

10093 GPU MICROPROGRAM GI APR 1982

```

01 C2727 434400003021 CASEB: JMP F,F
02 C2730 034400003155 JMP F,F
03 C2731 434400003115 JMP F,F
04 C2732 034400003111 JMP F,F
05 C2733 034400003334 JMP F,F
06 C2734 0344000031C5 JMP F,F
07 C2735 034400003073 JMP F,F
08 C2736 4344000031C2 JMP F,F
09 C2737 034400003153 JMP F,F
10 C2740 03440000334C JMP F,F
11 C2741 034400003064 JMP F,F
12 C2742 434400003021 JMP F,F
13 C2743 434400003021 JMP F,F
14 C2744 434400003021 JMP F,F
15 C2745 034400003133 JMP F,F
16 C2746 034400003127 JMP F,F
17
18
19
20
21
22
23
24

```

; CHARACTER INPUT ROUTINE.

```

;
; THE ROUTINE READ A 8 BIT CHARACTER FROM TCP AND MASK
; OUT THE 7 LEAST SIGNIFICANT BIT. THE RESULT IS LOADED
; TO WRKO AND RETURNED TO TCP.
; AUX. REG: WRKO,1
;

```

```

25 C2747 4004000000C4 GCHAR: LDIM C,4
26 C2750 43440071275C JMP T,NTPIN
27 C2751 015654040231 RABR OR IMOP,CNTR,CNTR,CNTR
28 C2752 400400000177 LDIM O,177
29 C2753 034400312753 JMP F,NTPIN
30 C2754 015754002412 RZB OR TPIN,WRKC
31 C2755 015660000252 RAB AND IMOP,WRKC,WRKO
32 C2756 4004000000C4 LDIM C,4
33 C2757 015664040231 RABR CAND IMOP,CNTR,CNTR,CNTR
34 C2760 0004000000C3 LDIM C,33
35 C2761 01465100024C RA SUBO IMOP,WRKC
36 C2762 034400023021 JMP F,NZ TCPER
37 C2763 415614000253 ZAB OR WRKO,WRK1
38 C2764 4344000002765 JMP F,FALSE TYPE
39

```

```

TCPER
C
LN
XLM
T.O
XSUBR
LR
R
S
TX
XR
TCPER
TCPER
TCPER
XN
XM

```

```

;? GOTO TCPER
;C CONTINUE.
;LN
;LM
;O
;XS EXECUTE SUBROUTINE
;LR
;R
;S SINGLE INSTRUCTION
;T
;XR
;? GOTO TCPER
;? GOTO TCPER
;? GOTO TCPER
;XN
;XM

```

```

;IF NOT TCPIN READY THEN WAIT.
;SET TCPINACK
;IF TCPINRDY THEN WAIT;
;WRKO:=XX+TCPIN, THE CHAR RDY IN RE
;WRKO:=WRK0&177
;CLEAR TCPIN -ACK.
;TEST FOR ESC
;IF ESC THEN GOTO TCPERROR;
;WRK1:=CHAR
;TYPE THE CHAR AT TCP, RETURN

```



```

10094 GPU MICROPROGRAM GI APR 1982
01 ;TYPE ROUTINE.
02 ;
03 ;THE ROUTINE TYPE THE 7 BIT CHAR IN WRK1.
04 ;CR (<15>) IS TYPED AS CR LF .(<15><12>).
05 ;
06 C2765 034400322765 F,TPACK,,
07 C2766 000400000377 0,377
08 C2767 015660000273 AND IMOP,WRK1,WRK1
09 C2770 01461405026C OR WRK1,TPOUT
10 C2771 400400000002 0,2
11 C2772 015654040231 OR IMOP,CNTR,CNTR,CNTR0
12 C2773 434400402773 T,FALSE ,
13 C2774 015664040231 CAND IMOP,CNTR,CNTR,CNTR0
14 C2775 400400000015 0,15
15 C2776 41465100026C SUBO IMOP,WRK1 ,,+3
16 C2777 6344000230CC F,NZ ,,+3
17 C3000 000400000012 0,12
18 C3001 415754000013 OR IMOP,WRK1 TYPE
19 C3002 4344000002765 F,FALSE
20
21
22
23
24
25
26
27
28

```

```

;IF -,TPOUTACK THEN WAIT;
;MASK OUT BIT (16:23)
;TPOUT REG:=CHAR
;SET TPOUT_READY
;NO_OP.
;CLEAR TPOUT_RDY.
;TEST FOR CR
;IF NON_ZERO THEN RETURN
;WRK1:=LF.
;GOTO TYPE;

```

RTN

```

;OCTAL NUMBER INPUT ROUTINE.
;
;THE ROUTINE READ A OCTAL NUMBER FROM TCP TO WRK2.
;THE NUMBER IS TERMINATED BY 'CR' OR '!' .
;THE ROUTINE TEST FOR OVERFLOW.
;AUX REG: WRK0,1,2

```

```

;WRK2:=0
;WRK0:=NEXTCHAR
;TEST FOR 'CR'
;IF CR THEN RETURN;
;TEST FOR '!:'
;IF '!:' THEN RETURN;
;WRK0:=WRK0&7;
;WRK2:=WRK2 SHIFT 2;
;WRK2:=WRK2 SHIFT 1;
;WRK2:=WRK2 OR WRK0
;REPEAT.

```

```

29 C3003 4156200000314 GTNUM: ZAB AND WRK2,WRK2 GCHAR
30 C3004 034402002747 GTNM1: CAL F,FALSE
31 C3005 400400000015 LDIM 0,15
32 C3006 01465100024C RA SUBO IMOP,WRKC ,,+3 RTN
33 C3007 63440042301C JMP T,NZ
34 C3010 000400000072 LDIM C,":
35 C3011 01465100024C RA SUBO IMOP,WRKC ,,+3 RTN
36 C3012 634400423013 JMP T,NZ
37 C3013 40040000000C7 LDIM 0,7
38 C3014 015660000252 RAB AND IMOP,WRKC,WRK0
39 C3015 023440000314 SSLA ADD WRK2,WRK2,Z,NL
40 C3016 423554000014 SSLB OR WRK2,Z,NL
41 C3017 015454000254 ABB OR WRK0,WRK2
42 C3020 034400003004 JMP F,FALSE GTNM1
43

```

```

!0095 GPU MICROPROGRAM GI APR 1982
01 C3021 400417600015 TPCR: LDIM
02 C3022 034402003027 CAL
03 C3023 034400000010 JMP
04
05 ;TYPE CR-LF.
06 ;AUX REG: WRK1
07 C3024 400400000015 CRLF: LDIM
08 C3025 415754000013 RZB
09 C3026 434400002765 JMP
10
11 ;TYPE TEXT.
12 ;THE ROUTINE TYPE THE 3 CHARACTORS IN IMOP REG.
13 ;AUX REG: WRK0,1,2 AND Q.
14
15 C3027 014354000000 TPTXT: RZQ OR IMOP
16 C3030 000400000003 LDIM 0,3
17 C3031 015754000012 RZB OR IMOP,WRKC
18 C3032 400400000010 TPTX1: LDIM C,8.
19 C3033 015754000014 RZB OR IMOP,WRK2
20 C3034 423154000013 TPTX2: DSLE OR WRK1,Z,NL
21 C3035 415604000314 ZAB SUN WRK2,WRK2
22 C3036 034400423034 JMP T,NZ TPTX2
23 C3037 034402002765 CAL F,FALSE TYPE
24 C3040 415604000252 ZAB SUN WRK0,WRKC
25 C3041 634400423032 JMP T,NZ TPTX1 RTN
26
27
28 ;TYPE BINARY NUMBER.
29
30 ;THE ROUTINE TYPE THE BINARY NUMBER IN Q - REG AS 8
31 ;OCTAL DIGITS, TERMINATED BY CRLF.
32 ;AUX REG: WRK0,1 AND Q.
33
34 C3042 034402003047 TPNUM: CAL F,F,TPOCT
35 C3043 434400003024 JMP F,FALSE CRLF
36

```

```

;COMMAND ERROR.
;TYPE '??<15>', RETURN.
;RETURN TO IDLELOOP

```

```

;ROUTINE TO TYPE CR-LF.
;TYPE <15><12>, RETURN.

```

```

;Q:=IMOP.
;WRK0:=3, COUNTER.
;WRK2:=8, COUNTER.
;(WRK1,Q):=(WRK1,Q) SHIFT 1;
;WRK2:=WRK2-1;
;IF NON ZERO THE REPEAT;
;TYPE THE CHAR
;WRK0:=WRK0-1
;IF ZERO THEN RETURN ELSE REPEAT;

```

```

;TYPE THE CONTENTS OF Q AS 8 OCTAL DIGITS
;TYPE CRLF, RETURN;

```

```

10096 GPU MICROPROGRAM GI APR 1982
01 ;TYPE ADDRESS
02 ;
03 ; THE ROUTINE TYPES THE BINARY NUMBER IN THE Q-REGISTER
04 ; AS 8 OCTAL DIGITS, TERMINATED BY : SP SP
05 ; AUX REG: WRKO, WRK1, WRK2, Q, IMOP
06 ;TYPE (Q) AS 8 OCTAL DIGITS
07 C3044 034402003047 TYPAD: CAL F,F,TPOCT
08 C3045 000416420040 LDIM 1642,0040
09 C3046 434400003027 JMP F,F,TPTXT
10 ;TYPE <:><SP><SP> ON TCP, RTN
11
12 ;TYPE OCTAL NUMBER SUBROUTINE
13
14 ; THE ROUTINE TYPES THE CONTENTS
15 ; OF THE Q-REGISTER AS 8 OCTAL DIGITS
16
17 C3047 4004000000010 TPOCT: LDIM 0,10
18 C3050 015754000012 OR,IMOP,WRKO
19 C3051 415620000273 TPOC1: AND,WRK1,WRK1
20 C3052 423154000013 OR,WRK1,Z,NL
21 C3053 423154000013 OR,WRK1,Z,NL
22 C3054 423154000013 OR,WRK1,Z,NL
23 C3055 000400000060 C,60
24 C3056 415640000273 RAB ADD,IMOP,WRK1,WRK1
25 C3057 034402002765 CAL F,F,TYPE
26 C3060 415604000252 ZAB SUN,WRKO,WRKO
27 C3061 634400423051 JMP T,NZ,TPOC1 RTN
28
29
30 ;TYPE <SP><SP> SUBROUTINE
31
32 ; AUX. REG: WRKO, WRK1, WRK2, Q, IMOP
33
34 C3062 000410020000 SPSP: LDIM 1002,0
35 C3063 434400003027 JMP F,F,TPTXT
;IMOP: <SP><SP>
;TYPE <SP><SP>, RETURN

```

10097 GPU MICROPROGRAM GI APR 1982
 ;EXAMINE REGISTER

```

01 ;
02 ;
03 ; DISPLAYS THE CONTENTS OF THE ADDRESSED REGISTER AS 8
04 ; OCTAL DIGITS ON THE TCP DISPLAY
05 ;
06 C3064 034402003003 XR:          ;WRK2:=ADDRESS OF REGISTER
07 C3065 400440000000          ;WRK3:=WRK2 & 37777777
08 C3066 015664000315          ;TYPE <SP><SP>
09 C3067 434402003062          ;Q:=CONTENTS OF REGISTER
10 C3070 434402003205          ;DISPLAY Q ON TCP
11 C3071 034402003042          ;GOTO IDLE LOOP
12 C3072 034400000010
13
14
15
16

```

;LOAD REGISTER

```

17 ; THE ADDRESSED REGISTER IS LOADED WITH THE OCTAL NUMBER
18 ; TYPED ON THE TCP
19

```

```

20 C3073 034402003003 LR:          ;WRK2:=ADDRESS OF REGISTER
21 C3074 415614000315          ;WRK3:=WRK2
22 C3075 434402003062          ;TYPE <SP><SP>
23 C3076 034402003003          ;WRK2:=NEW CONTENTS OF REGISTER
24 C3077 014214000300          ;Q:=WRK2
25 C3100 034402003252          ;REGISTER(WRK3)=Q
26 C3101 034400000010          ;GOTO IDLE LOOP
27
28
29
30

```

;RUN

```

31 ; STARTS MICROINSTRUCTION EXECUTION FROM THE ADDRESSED
32 ; CONTROL STORE LOCATION
33

```

```

34 C3102 034402003003 R:          ;WRK2:=ADDRESS
35 C3103 014614070300          ;MIX:=ADDRESS
36 C3104 034401000000          ;GOTO (MIX)
37
38

```

```

10098 GPU MICROPROGRAM GI APR 1982
01 ;EXECUTE SUBROUTINE, XS
02 ;
03 ; EXECUTES THE ADDRESSED SUBROUTINE
04 ; AND RETURNS TO IDLE LOOP
05 ;
06 C3105 034402003003 XSUBR: CAL F,F,GTNUM ;WRK2:=ADDRESS
07 C3106 01461407030C ZAR OR,WRK2,MIX ;MIX:=ADDRESS
08 C3107 4344030000CC CAX F,F ;CALL (MIX)
09 C3110 03440000001C JMP F,F,IDLE ;GOTO IDLE LOOP
10
11 ;LOAD MEMORY
12
13 ; LOADS THE ADDRESSED MEMORY LOCATION WITH THE OCTAL NUMBER
14 ; TYPED ON THE TCP
15 ; THE ADDRESS IS SAVED IN WRK5
16
17 ;
18 C3111 034402003003 XLM: CAL F,F,GTNUM ;WRK2:=ADDRESS
19 C3112 015614000317 ZAB OR,WRK2,WRK5 ;WRK5:=ADDRESS
20 C3113 434402003062 CAL F,F,SPSP ;TYPE <SP><SP>
21 C3114 0344000003121 JMP F,F,LDMEM ;GOTO LDMEM
22
23 ;LOAD NEXT MEMORY
24
25 ; LOADS THE MEMORY LOCATION ADDRESSED BY WRK5+2
26 ; WITH THE OCTAL NUMBER TYPED ON THE TCP
27 ; THE ADDRESS IS SAVED IN WRK5
28
29 ;
30 C3115 400400000000 LN: LDIM 0,2 ;WRK5:=WRK5+2
31 C3116 415640000377 RAB ADD,IMOP,WRK5,WRK5 ;Q:=WRK5
32 C3117 01421400036C ZAG OR,WRK5 ;DISPLAY ADDRESS
33 C3120 034402003044 CAL F,F,TYPAD ;WRK2:=DATA
34 C3121 034402003003 LDMEM: CAL F,F,GTNUM ;DATA OUT:=DATA
35 C3122 41461403030C ZAR OR,WRK2,DATO ;I/O ADDR:=WRK5, WRITE
36 C3123 41461442036C ZAR OR,WRK5,WRT ;NO-OPERATION
37 C3124 01411400000C ZGG OR ;IF BUS ERROR THEN GOTO TCPER
38 C3125 434404643021 WJMP T,BERR,TCPER ;GOTO IDLE LOOP
39 C3126 034400000001C JMP F,F,IDLE

```

```

10099 GPU MICROPROGRAM GI APR 1982
01 ;EXAMINE MEMORY
02 ;
03 ; DISPLAYS THE CONTENTS OF THE ADDRESSED MEMORY LOCATION
04 ; NOTE THAT ADDRESSES 0,2,4,6 REFERS TO MEMORY LOCATIONS 0,2,4,6
05 ; THE ADDRESS IS SAVED IN WRK5
06 ;
07 ;
08 03127 034402003003 XM: CAL F,F,GTNUM ;WRK2:=ADDRESS
09 03130 015614000317 ZAB OR,WRK2,WRK5 ;WRK5:=ADDRESS
10 03131 034402003146 CAL F,F,XMEM ;DISPLAY ADDRESS AND CONTENTS
11 03132 034400000010 JMP F,F,IDLE ;GOTO IDLE LOOP
12 ;
13 ;EXAMINE NEXT
14 ;
15 ;
16 ; DISPLAYS THE CONTENTS OF A NUMBER OF CONSECUTIVE MEMORY LOCATIONS
17 ; STARTING AT THE LOCATION ADDRESSED BY (WRK5)+2.
18 ; THE LAST ADDRESS IS SAVED IN WRK5.
19 ;
20 03133 034402003003 XN: CAL F,F,GTNUM ;WRK2:=NO. OF LOCATIONS
21 03134 400400000002 LDIM 0,2 ;WRK3:=+2
22 03135 415754000015 CR,IMOP,WRK3 ;WRK4:=WRK2
23 03136 415614000316 ZAB OR,WRK2,WRK4 ;IF WRK2=0 THEN GOTO IDLE
24 03137 43440002001C JMP F,NZ,IDLE ;WRK5:=WRK5+WRK3
25 03140 415440000337 XNEXT: ABR ADD,WRK3,WRK5 ;DISPLAY ADDRESS AND CONTENTS
26 03141 034402003146 CAL F,F,XMEM ;WRK4:=WRK4-1
27 03142 415544000016 SUN,WRK4 ;IF WRK4=0 THEN GOTO IDLE
28 03143 43440002001C JMP F,NZ,IDLE ;IF TCP INP. RDY. THEN GOTO TCPIN
29 03144 034400312676 JMP F,ANTPIN,TCPIN ;GOTO XNEXT
30 03145 434400000314C JMP F,F,XNEXT

```

```

I01CC GPU MICROPROGRAM  GI APR 1982
01 ;DISPLAY MEMORY ADDRESS AND CONTENTS SUBROUTINE
02 ;
03 ; DISPLAYS THE ADDRESS AND THE CONTENTS OF THE MEMORY
04 ; LOCATION ADDRESSED BY WRK5
05
06 03146 41421402036C XMEM: ZAGR OR,WRK5,READ ;I/O ADDR:=Q:=WRK5, READ
07 03147 034402003044 CAL F,F,TYPAD ;DISPLAY ADDRESS
08 03150 434404643021 WJMP T,BERR,TCPER ;IF BUS ERROR THEN GOTO TCPER
09 03151 0143540014CC RZQ OR,DATI ;Q:=DATA IN
10 03152 434400003042 JMP F,F,TPNUM ;DISPLAY CONTENTS OF MEM. LOCATION, RTN
11
12
13 ;SINGLE INSTRUCTION
14 ;
15 ; EXECUTES THE INSTRUCTION ADDRESSED BY PC AND RETURNS TO IDLE LOOP.
16 ; THE CONTENTS OF W0, W1, W2, W3, STAT, IC, CAUSE, AND SB
17 ; IS DISPLAYED
18
19 03153 400400000020 S: LDIM 0,20
20 03154 015654040231 RABR OR,IMOP,CNTR,CNTR,CNTR ;SINGLE INSTR:=1
21
22 ;CONTINUE
23 ;
24 ; STARTS INSTRUCTION EXECUTION IN THE LOCATION ADDRESSED BY PC
25 ;
26 ;
27 03155 4344040000241 C: WJMP F,F,MLOOP ;IF I/O READY THEN GOTO MAIN LOOP

```

```

101C1 GPU MICROPROGRAM GI APR 1982
01 ;SINGLE INSTRUCTION INTERRUPT
02
03 C3156 0004000000120 0,120
04 C3157 015664040231 CAND,IMOP,CNTR,CNTR,CNTR0
05 C3160 0004000003175 C,RGTX/3
06 C3161 415754000016 OR,IMOP,WRK4 PUSH
07 C3162 115560000015 AND,WRK3
08 C3163 014440070355 ADD,WRK4,WRK3,MIX
09 C3164 434403000000 F,F
10 C3165 034402003027 F,F,TPTXT
11 C3166 434402003062 F,F,SPSP
12 C3167 434402003205 F,F,GETRG
13 C3170 034402003042 F,F,TPNUM
14 C3171 415541000015 ADDO,WRK3
15 C3172 400400000007 C,7
16 C3173 414651000320 SUBO,IMOP,WRK3 LRTN
17 C3174 674400010010 F,NNEG,IDLE
18
19
20 C3175 200425630072 2563,0072 RTN
21 C3176 600425630472 2563,0472 RTN
22 C3177 600425631072 2563,1072 RTN
23 C3200 200425631472 2563,1472 RTN
24 C3201 200424652072 2465,2072 RTN
25 C3202 600422241472 2224,1472 RTN
26 C3203 200420651472 2065,1472 RTN
27 C3204 600424641072 2464,1072 RTN
;RUN:=SINGLE INSTR:=0
;WRK4:=RGTX
;WRK3:=0, PUSH
;MIX:=WRK3+WRK4
;IMOP:=REG. NAME
;TYPE <REG NAME><:>
;TYPE <SP><SP>
;Q:=CONTENTS OF REG
;TYPE CONTENTS OF REG
;WRK3:=WRK3+1
;IF WRK3>7
;THEN GOTO IDLE ELSE DISPLAY NEXT
;IMOP:= <W0:>
;IMOP:= <W1:>
;IMOP:= <W2:>
;IMOP:= <W3:>
;IMOP:= <ST:>
;IMOP:= <IC:>
;IMOP:= <CS:>
;IMOP:= <SB:>

```



```

101C2 GPU MICROPROGRAM  GI APR 1982
01 ;GET REGISTER SUBROUTINE
02
03 ; THE SUBROUTINE LOADS Q WITH THE CONTENTS OF THE REGISTER
04 ; ADDRESSED BY WRK3. FOR NON EXISTING REGISTERS Q:=1
05
06 C3205 400400000062 GETRG: LDIM 0,62
07 C3206 414645000320 RA SUNO,IMOP,WRK3
08 C3207 034400023246 JMP F,NZ,GTRTC
09 C3210 000400000060 LDIM 0,60
10 C3211 414645000320 RA SUNO,IMOP,WRK3
11 C3212 434400023244 JMP F,NZ,GSP16
12 C3213 014644000320 RA SUN,IMOP,WRK3
13 C3214 034400023245 JMP F,NZ,GSP17
14 C3215 400400000020 LDIM 0,20
15 C3216 014644000320 RA SUN,IMOP,WRK3
16 C3217 434400413251 JMP T,NNEG,DEFLT
17 C3220 000400003223 LDIM 0,GRTAB/3
18 C3221 014640070320 RAR ADD,IMOP,WRK3,MIX
19 C3222 034401000000 JMX F,F
20
21 C3223 6142140000CC GRTAB: ZAQ OR,W0 RTN
22 C3224 214214000020 ZAQ OR,W1 RTN
23 C3225 214214000040 ZAQ OR,W2 RTN
24 C3226 614214000060 ZAQ OR,W3 RTN
25 C3227 214214000100 ZAQ OR,STAT RTN
26 C3230 614214000120 ZAQ OR,IC RTN
27 C3231 614214000140 ZAQ OR,CAUSE RTN
28 C3232 214214000160 ZAQ OR,SB RTN
29
30 C3233 210354000000 SZQ OR,CPA RTN
31 C3234 610354000040 SZQ OR,BASE RTN
32 C3235 610354001000 SZQ OR,LLIM RTN
33 C3236 210354001400 SZQ OR,ULIM RTN
34 C3237 610354002000 SZQ OR,MESS RTN
35 C3240 210354002400 SZQ OR,CLOW RTN
36 C3241 214214000200 ZAQ OR,PC RTN
37 C3242 210354003000 SZQ OR,CTOP RTN
38 C3243 610354003400 SZQ OR,CTADDR RTN
39

```

```

;WRK3=62
;IF WRK3=62 THEN GOTO GTRTC

;IF WRK3=60
;THEN GOTO GSP16
;IF WRK3=61
;THEN GOTO GSP17

;WRK3=20=1
;IF WRK3>20 THEN GOTO DEFLT

;MIX:=WRK3+GET REG TABLE BASE
;GOTO (MIX)

;ADDR= 0, Q:=W0
; 1, Q:=W1
; 2, Q:=W2
; 3, Q:=W3
; 4, Q:=STAT
; 5, Q:=IC
; 6, Q:=CAUSE
; 7, Q:=SB

;ADDR=10, Q:=CPA
; 11, Q:=BASE
; 12, Q:=LLIM
; 13, Q:=ULIM
; 14, Q:=MESS
; 15, Q:=CLOW
; 16, Q:=PC
; 17, Q:=CTOP
; 20, Q:=CTADDR

```

101C3 GPU MICROPROGRAM	GI APR 1982				
01 C3244 6103540070CC	GSP16: SZQ	OR,SP16	RTN	;ADDR=60, Q:=SP16	
02 C3245 2103540074CC	GSP17: SZQ	OR,SP17	RTN	;ADDR=61, Q:=SP17	
03					
04 C3246 0103540040CC	GTRTC: SZQ	OR,RTC		;ADDR=62, Q:=RTC	
05 C3247 0C0400177777	LDIM	17,7777			
06 C3250 6143200000CC	RQQ	AND,IMOP	RTN	;Q:=8 EXT 0 CON RTC(8:23)	
07					
08 C3251 214050000252	DEFLT: ABQ	SUB,WRKO,WRKO	RTN	;UNKNOWN ADDR, Q:=1	

10104 GPU MICROPROGRAM GI APR 1982

;PUT REGISTER SUBROUTINE

; THE SUBROUTINE LOADS THE REGISTER ADDRESSED BY WRK3 WITH THE CONTENTS OF THE Q-REGISTER

```

06 03252 400400000057 PUTRG: LDIM 0,57
07 03253 414645000320 RA SUNO,IMOP,WRK3
08 03254 034400023312 JMP F,NZ,PUT57
09 03255 014644000320 RA SUN,IMOP,WRK3
10 03256 434400023313 JMP F,NZ,PUT60
11 03257 000400000022 LDIM 0,22
12 03260 014644000320 RA SUN,IMOP,WRK3
13 03261 634400013262 JMP F,NNEG,,+3
14 03262 415354001334 SWAP WRK3,WRK2
15 03263 414614060300 ZAR OR,WRK2,IR
17 03264 000400003267 LDIM 0,PRTAB/3
18 03265 014640070320 RAR ADD,IMOP,WRK3,MIX
19 03266 034401000000 JMX F,F

```

```

21 03267 2155140000C2 PRTAB: ZQB OR,X
22 03270 2155140000C2 ZQB OR,X
23 03271 2155140000C2 ZQB OR,X
24 03272 2155140000C2 ZQB OR,X
25 03273 2155140000C4 ZQB OR,STAT
26 03274 6155140000C5 ZQB OR,IC
27 03275 6155140000C6 ZQB OR,CAUSE
28 03276 2155140000C7 ZQB OR,SB

```

```

30 03277 2045100000C0 ZQS SUB,CPA
31 03300 6045100004C0 ZQS SUB,BASE
32 03301 6045100010C0 ZQS SUB,LLIM
33 03302 2045100014C0 ZQS SUB,ULIM
34 03303 6045100020C0 ZQS SUB,MESS
35 03304 2045100024C0 ZQS SUB,CLOW
36 03305 21551400001C ZQB OR,PC
37 03306 2045100030C0 ZQS SUB,CTOP
38 03307 6045100034C0 ZQS SUB,CTADDR
39 03310 6045100070C0 ZQS SUB,SP16
40 03311 2045100074C0 ZQS SUB,SP17

```

```

;WRK3=57
;IF WRK3=57 THEN GOTO PUT57
;IF WRK3=60
;THEN GOTO PUT60

;WRK3=22=-1
;IF WRK3>22 THEN RETURN
;WRK2:=WRK3(12:23) CON WRK3(0:11)
;PREPARE INDIRECT ADDRESSING
;OF W(0:3) VIA X-FIELD OF IR

;MIX:=WRK3+PUT REG TABLE BASE
;GOTO (MIX)

```

```

;ADDR= 0, W0:=Q
; 1, W1:=Q
; 2, W2:=Q
; 3, W3:=Q
; 4, STAT:=Q
; 5, IC:=Q
; 6, CAUSE:=Q
; 7, SB:=Q

```

```

;ADDR=10, CPA:=Q
; 11, BASE:=Q
; 12, LLIM:=Q
; 13, ULIM:=Q
; 14, MESS:=Q
; 15, CLOW:=Q
; 16, PC:=Q
; 17, CTOP:=Q
; 20, CTADDR:=Q
; 21, SP16:=Q
; 22, SP17:=Q

```

RTN

RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN RTN

OR,X OR,X OR,X OR,X OR,STAT OR,IC OR,CAUSE OR,SB SUB,CPA SUB,BASE SUB,LLIM SUB,ULIM SUB,MESS SUB,CLOW OR,PC SUB,CTOP SUB,CTADDR SUB,SP16 SUB,SP17

ZQB ZQB ZQB ZQB ZQB ZQB ZQB ZQB ZQS ZQS ZQS ZQS ZQS ZQS ZQB ZQS ZQS ZQS ZQS ZQS

PRTAB: 2155140000C2 2155140000C2 2155140000C2 2155140000C4 6155140000C5 6155140000C6 2155140000C7 2045100000C0 6045100004C0 6045100010C0 2045100014C0 6045100020C0 2045100024C0 21551400001C 2045100030C0 6045100034C0 6045100070C0 2045100074C0

```
!0105 GPU MICROPROGRAM GI APR 1982  
01 C3312 614514100000 PUT57: ZQR  
02  
03 C3313 434400003042 PUT60: JMP  
04  
OR,INTRG RTN  
;CLEAR INTERRUPT BIT(Q)  
;DISPLAY Q ON TCP
```

```

01 *****
02 *****
03 *****
04 ***** CPU B11 MICRO TEST - 791018/FK *****
05 *****
06 *****
07 *****

```

```

09 C3314 034402003024 T1.1: CAL F,F,CRLF ; TYPE NL
10 C3315 000461062566 LDIM 6106,2566 ;
11 C3316 034402003027 CAL F,F,TPTXT ; TYPE DEV
12 C3317 000463467440 LDIM 6346,7440 ; TYPE NO_
13 C3320 034402003027 CAL F,F,TPTXT ;
14 C3321 000416420040 LDIM 1642,0040 ; TYPE :--
15 C3322 034402003027 CAL F,F,TPTXT ;
16 C3323 034402003003 CAL F,F,GTNUM ; WRK2 := DEV_NO INPUT ON TCP
17 C3324 400440000000 LDIM 400C,0000 ;
18 C3325 4156540000314 RAB CR,IMOP,WRK2,WRK2 ; WORK2 := CPUADDR (AS SWITCHES IN POS XXX)
19 C3326 0C4610004300 ZAS SUB,WRK2,10 ; SP10 := CPU_ADDR

```

```

20
21 C3327 0C0450000000 T1: LDIM 5000,0 ;RUN CPU TEST
22 C3330 015754010004 RZBR OR IMOP,STAT,CPUST ;SET FULL MEM TEST FLAG
23 C3331 034400003472 JMP F,FALSE CPUDEST

```

```

24
25 C3332 034402003347 T4: CAL F,FALSE INITA ;CLEAR INTERRUPTS, INIT REGISTERS.
26 C3333 434400002676 JMP F,FALSE TCPIN ;GOTO TCP INPUT ROUTINE

```

```

27
28 C3334 034402003003 T.0: CAL F,FALSE GTNUM ;WRK2:=NUMBER
29 C3335 011654016504 SABR OR 15,STAT,STAT,CPUST ;START TEST IN #WRK2,LOOP MODE
30 C3336 014614070300 ZAR OR WRK2,MIX
31 C3337 034401000000 JMP F,FALSE ;JMP TO LOOP

```

```

32
33 C3340 034402003003 TX: CAL F,F GTNUM ;START TEST IN WRK2
34 C3341 014604000300 ZA SUN,WRK2 ; ALU := WRK2 - 1
35 C3342 034400023314 JMP F,NZ,T1.1 ; IF ZERO GOTO T1.1
36 C3343 400400000004 LDIM C00C,0004 ;
37 C3344 014651000300 RA SUBO,IMOP,WRK2 ; ALU := WRK2 - 4
38 C3345 434400023332 JMP F,NZ,T4 ; IF ZERO GOTO T4
39 C3346 434400003021 JMP F,F,TCPER ; GOTO TCP ERROR
40

```

101C7 GPU MICROPROGRAM GI APR 1982

```

01 C3347 034402000231 INITA: CAL
02 C3350 400400000040 INIT: LDIM
03 C3351 415754040011 RZBR
04 C3352 400404000000 LDIM
05 C3353 014354000000 RZQ
06 C3354 404510005000 ZQS
07 C3355 000452525252 LDIM
08 C3356 014354000000 RZQ
09 C3357 004510005400 ZQS
10 C3360 414050000252 ABQ
11 C3361 404504006000 ZQS
12 C3362 400402000000 LDIM
13 C3363 014354000000 RZQ
14 C3364 004510006400 ZQS
15 C3365 400400000010 LDIM
16 C3366 014354000000 RZQ
17 C3367 004510007000 ZQS
18 C3370 400400000002 LDIM
19 C3371 014354000000 RZQ
20 C3372 404510004400 ZQS
21 C3373 215620000377 ZAB
22
23
24
25 C3374 411664046231 LOOP: SABR
26 C3375 574400143377 JMP
27 C3376 6744007034CC JMP
28 C3377 2344007034CC LOOP1: JMP
29

```

```

F,F,CINTR
C,40
OR IMOP,CNTR,CNTR0
400,0
OR IMOP
SUB 12
5252,5252
OR IMOP
SUB 13
SUB WRK0,WRKC
SUN 14
200,0
OR IMOP
SUB 15
OR SP16
SUB 0,2
OR IMOP
SUB C2
AND WRK5,WRK5 RTN

```

```

;CLEAR ALL INTERRUPTS
;SUBROUTINE TO INITIALIZE REG
;DIG.OUT REG INITIALIZED, AUTOL-LAMP SET.
;Q:=IMOP
;SP12:=ERROR FLAG - AFESC FF
;SP13:=DATA PATTERN,SHORT MEM TEST
;Q:=1, WRKO DUMMY.
;SP14:=1,TEST SYNC FLAG
;SP15:=LOOP FLAG - IMSK FF
;SP16:=8., START PC
;Q:= 2
;C2:=2
;WRK5:= 0, RETURN

```

```

14,CNTR,CNTR,CNTR0
LOOP1 POP
TINTR LRTN
TINTR RTN
CAND
F,IMSK
T,INTR
T,INTR

```

```

;CLEAR TEST CYNCR
;IF -,LOOP THEN GOTO LOOP1 ELSE POP
;IF INTERRUPT THEN GOTO INTERRUPT ELSE LOOP
;IF INTERRUPT THEN GOTO INTERRUPT ELSE SUB-

```

!01CB GPU MICROPROGRAM GI APR 1982

```

01 TINTR:
02 RZBR 03400 415754102013
03 LDIM 03401 000400000017
04 RAB 03402 015660000273
05 LDIM 03403 000400000005
06 RA 03404 414651000260
07 JMP 03405 434400423410
08 JMP 03406 634400543407
09 JMP 03407 274400403407
10 CAL 03410 434402003456
11 SABR 03411 011664016504
12 JMP 03412 034400312676
13 JMP 03413 434400330003
14 ABB 03414 415450000252
15 SABR 03415 411664015104
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

```

```

; INTERRUPT ROUTINE
; WRK1:=INTERRUPT LEVEL, CLEAR INTERRUPT.
; WRK1:=WRK1&17
; TEST FOR RTC INTERRUPT
; IF -,RTC THEN GOTO TINT1;
; IF LOOPMODE THEN CONT ELSE RTN;
; LOOP_RETURN
; SAVE WRKO,1,2 AND Q IN SP 0-3;
; CLEAR LOOP FLAG
; IF TCPIN THEN GOTO TCP ROUTINE
; IF AUTOL THEN GOTO AUTOENTRY
; ILLEGAL INTERRUPT OCCURED, WRKO:=-1
; CLEAR ERROR FLAG
; GOTO MAIN ERROR ROUTINE.

```

; MAIN ERROR ROUTINE

TERROR:

```

21 JMP 03416 234400133417
22 CAL 03417 434402003456
23 LDIM 03420 400421251122
24 CAL 03421 034402003027
25 CAL 03422 034402003024
26 SZQ 03423 410354000000
27 CAL 03424 034402003047
28 CAL 03425 034402003024
29 SZQ 03426 010354000400
30 CAL 03427 034402003047
31 CAL 03430 034402003024
32 SZQ 03431 010354001000
33 CAL 03432 034402003047
34 CAL 03433 034402003024
35 ZAQ 03434 414214000200
36 CAL 03435 034402003047
37 CAL 03436 034402003024
38

```

```

; IF ERROR_FLAG THEN RETURN;
; SAVE WRKO,1,2 AND Q IN SP 0-3;
; TYPE AT TCP: ERR<15><12>
; WRKO
; WRK1
; WRK2
; PC
;

```

```

; AFESC
; F,F
2125,1122
; FALSE
; F,F
OR CPA
; FALSE
; F,F
OR BASE
; FALSE
; F,F
OR LLIM
; FALSE
; F,F
OR PC
; FALSE
; F,F

```

```

; RTN
; +3
SAVE
TPTXT
CRLF
TPOCT
CRLF
TPOCT
CRLF
TPOCT
CRLF
TPOCT
CRLF

```

!C1C9 GPU MICKROPROGRAM GI APR 1982

```

01 C3437 C34402002747 CAL
02 C3440 0C040000012C LDIM
03 C3441 41425100024C RAQ
04 C3442 034400023451 JMP
05 C3443 0C0400000116 LDIM
06 C3444 41425100024C RAQ
07 C3445 574400023447 JMP
08 C3446 034400002677 JMP
09
10 C3447 011654016504 NLOOP:
11 C3450 4116540151C4 SARR
12 C3451 C34402003024 PROC:
13 C3452 411754000012 SZB
14 C3453 4117540000413 SZB
15 C3454 011754001014 SZB
16 C3455 21035400140C SZQ
17
18
19 C3456 40461000024C SAVE:
20 C3457 40461000066C ZAS
21 C3460 0C46100013CC ZAS
22 C3461 2045100014CC ZQS
23
24
25

```

```

F,FALSE
C,"P
SURO
F,NZ
C,"N
SUBO
F,NZ
F,FALSE
OR
OR
F,FALSE
OR
OR
OP
OR
SUP
SUB
SUB
SUB

```

```

GCHAR
IMOP,WRKC
PROC
IMOP,WRKC
NLOOP
TCPIN+3
15,STAT,STAT,CPUST
12,STAT,STAT,CPUST
CRLF
CPA,WRKC
BASE,WRK1
LLIM,WRK2
ULIM
RTN
WRKO,CPA
WRK1,BASE
WRK2,LLIM
ULIM
RTN

```

```

;WAIT FOR TCP INPUT
;TEST FOR 'P', PROCEED
;IF ZERO THEN GOTO PROC.
;TEST FOR 'N', LOOPING
;IF ZERO THEN GOTO NLOOP
;GOTO MAIN TCP ROUTINE, 1-CHAR IN WRKO !
;SET LOOP FLAG
;SET ERROR FLAG.
;TYPE CRLF
;RESTORE WRKO,1,2 AND 0 REG
;RETURN
;SAVE WRKO,1,2 AND 0
;WRKO -> CPA
;WRK1 -> BASE
;WRK2 -> LLIM
;G -> ULIM

```



```

10110 GPU MICROPROGRAM GI APR 1982
01 C3462 400477777776 TBERR: LDIM
02 C3463 015754000012 RZB
03 C3464 415620000273 ZAB
04 C3465 434400653416 JMP
05 C3466 415601000273 ZAB
06 C3467 434400663416 JMP
07 C3470 415601000273 ZAB
08 C3471 634400673416 JMP

7777,7776 IMOP,WRKC
OR WRK1,WRK1 TERROR
AND WRK1,WRK1 TERROR
T,BTIM WRK1,WRK1 TERROR
ADDO WRK1,WRK1 TERROR
T,BNACK WRK1,WRK1 TERROR
ADDO WRK1,WRK1 TERROR
T,BPAR WRK1,WRK1 TERROR

;BUSERROR
;WRKO:=2
;WRK1:=0
;IF BUSTIMEOUT THEN 0 ELSE
;IF BUSNACK THEN 1 ELSE
;IF BUSPARITY THEN 2;

RTN

```

!0111 GPU MICROPROGRAM GI APR 1982

```

01
02
03 C3472 034402003347
04 C3473 400400023420
05 C3474 415754000015
06 C3475 004610007720
07 C3476 400400000007
08 C3477 434402153027
09
10
11
12
13
14
15
16
17
18 C3500 011754007012
19 C3501 111664015104
20 C3502 411654046231
21 C3503 000452525252
22 C3504 415754000013
23 C3505 000425252525
24 C3506 415754000010
25 C3507 415450000314
26 C3510 004474003670
27 C3511 010651003700
28 C3512 034402423416
29 C3513 034402003374

;START OF CPU TEST
INITA
;CLEAR INTERRUPT, INIT REGS
;SP17:=10000. CPU TEST RUN COUNTER.
;IF TCP ON THEN RING THE BELL AT TCP;

CPUTEST: CAL
LDIM
RZB
ZAS
LDIM
CAL
F,F
2,3420
OR
SUB
C,7
F,FPMSK
TPTXT

IMOP,WRK3
WRK3,SP17

;TEST OF IMOP.
;-----
;THE LOOP INCLUDE TEST OF:
;STUCK_AT_ZERO, STUCK_AT_ONE AND BRIDGE FAILURES IN
;THE IMMEDIATE OPERAND REGISTER.
;
B10:
SZB
SABR
SABR
LDIM
RZB
LDIM
RZB
ABB
ABS
SA
CAL
CAL
OR
CAND
OR
5252,5252
OR
2525,2525
OR
IMOP,PC
SUB
EXNOR
SUBO
T,NZ
F,F
SP16,WRKO
12,STAT,STAT,CPUST
14,CNTR,CNTR,CNTR0
5252,5252
IMOP,WRK1
2525,2525
IMOP,PC
WRK2,WRK2
WRK1,PC,CTADDR
CTADDR,WRK2
TERROR
LOOP

;WRKO:= 10 , STATUS
;SETUP, CLEAR ERROR FLAG
;SET TEST SYNC
;WRK1:= 1010...10
;PC:=010101...01
;WRK2:=1, EXPECTED DATA
;CTADDR:= -(WRK1 EXOR PC)
;IF RESULT <> -1 THEN ERROR;
;EXAMINE MONT (REG 8'20) FOR THE RESULT
;CALL LOOP ADM

```

```

;
; TEST OF THE ALU REGISTER AND SCRATCHPAD FILES.
;-----
;DATA PATTERN: A ONE IS SHIFTED THROUGH BOTH REGISTER FILES.
;THE ALU REG STACK IS READ BOTH FROM THE A- AND THE B FILES.
;NOTE: WRKC AND STAT (SEE TEST OF COND GRUP 1) IS NOT TESTED.
;
;ERROR INFORMATION:
; WPKO: 100-236 ;SEE THE REGBASE TABLE
; WRK1: THE SELECTED REG'S CONTENTS
; WRK2: EXPECTED DATA PATTERN
;
; LDIM 0,100 IMOP,WRKC
; RZR OR
;
; B100: LDIM 0,1
; RZB OR
; LDIM 0,REGBASE/3-100 IMOP,WRK2
; RAR ADD IMOP,WRKC,MIX
; SABR 12,STAT,STAT,CPUST PUSH;SETUP, CLEAR ERROR FLAG
; SABR 14,CNTR,CNTR,CNTR ;SET TEST SYNC
; LDIM 4001,0004 ;PREPARE INDIRECT ADDRESSING OF W0,W1,W3 AN
; RZR OR IMOP,IR ;VIA W-FIELD,X-FIELD, WPRE AND BIT(21:22)
; RZR OR IMOP,WRTP ;OR INSTR. REG AND I/O ADDR. REG;
; CAX F,F ;SEL.REG:=WRK2, Q:=SEL.REG
; ZQB OR WRK1 ;WRK1:=READ DATA
; AB SUBO WRK2,WRK1 REGERR ;CHECK
; CAL T,NZ INIT ;IF RESULT<> ZERO THEN ERROR;
; CAL F,F LOOP ;INIT THE REG.
; CAL F,F
; ABB ADD WRK2,WRK2 B110 ;WRK2:= WRK2 SHIFT 1;
; JMP T,NZ ;IF WRK2 <> 0 THEN GOTO B110;
; ZBB ADDO WRKO ;WRKO:=WRKO+2
; ZBB ADDO WRKO ;REPEAT WITH A NEW REGISTER
; JMP F,F B100
;
; REGERR: CAL INIT
; JMP F,F TERROR
;
; WRKO:=100, STATUS AND POINTER IN REG TABLE
; WRK2:= 1, THE START DATA PATRN.
; MIX -> SELECTED REG.
; SETUP, CLEAR ERROR FLAG
; SET TEST SYNC
; PREPARE INDIRECT ADDRESSING OF W0,W1,W3 AN
; VIA W-FIELD,X-FIELD, WPRE AND BIT(21:22)
; OR INSTR. REG AND I/O ADDR. REG;
; SEL.REG:=WRK2, Q:=SEL.REG
; WRK1:=READ DATA
; CHECK
; IF RESULT<> ZERO THEN ERROR;
; INIT THE REG.
; WRK2:= WRK2 SHIFT 1;
; IF WRK2 <> 0 THEN GOTO B110;
; WRKO:=WRKO+2
; REPEAT WITH A NEW REGISTER
; REGISTER ERROR ROUTINE, INIT REG
; GOTO MAIN ERROR ROUTINE.

```

Line	Address	Instruction	Comments
01			
02			
03			
04			
05			
06			
07			
08			
09			
10			
11			
12			
13	C3514	400400000C1C	
14	C3515	015754000012	
15			
16	C3516	4004000000C1	B100:
17	C3517	015754000014	
18	C3520	400400003444	B110:
19	C3521	41464007024C	
20	C3522	1116640151C4	
21	C3523	411654046231	
22	C3524	4004400100C4	
23	C3525	4147540600CC	
24	C3526	0147546200CC	
25	C3527	4344030000CC	
26	C3530	415514000013	
27	C3531	014451000313	
28	C3532	034402423542	
29	C3533	03440200335C	
30	C3534	034402003374	
31	C3535	015440000314	
32	C3536	03440042352C	
33	C3537	015541000012	B120:
34	C3540	01554100C012	
35	C3541	0344000003516	
36			
37	C3542	03440200335C	REGERR: CAL
38	C3543	4344000003416	JMP

!0113 GPU MICROPROGRAM GI APR 1982
01
02

REGBASE:

03	C3544	614214000300	ZAG	OR	WRK2	RTN	;100
04	C3545	414514000000	ZQ	OR	WRK2,W	RTN	;(NOP)
05	C3546	015614000300	ZAB	OR	WO	RTN	;102
06	C3547	614214000000	ZAG	OR	WRK2,W	RTN	;104
07	C3550	015614000300	ZAB	OR	WO	RTN	;106
08	C3551	214154000000	ZBQ	OR	WRK2,X	RTN	;110
09	C3552	415614000302	ZAB	OR	W1	RTN	;112
10	C3553	214214000020	ZAG	OR	WRK2,X	RTN	;114
11	C3554	415614000302	ZAB	OP	WRK2,X	RTN	;116
12	C3555	614154000000	ZBQ	OR	X	RTN	;120
13	C3556	015614000303	ZAB	OR	WRK2,GRX	RTN	;122
14	C3557	214214000040	ZAG	OR	W2	RTN	;124
15	C3560	015614000303	ZAB	OR	WRK2,GRX	RTN	;126
16	C3561	214154000000	ZBQ	OR	GRX	RTN	;130
17	C3562	415614000301	ZAB	OR	WRK2,WPRE	RTN	;132
18	C3563	614214000060	ZAG	OR	W3	RTN	;134
19	C3564	415614000301	ZAB	OR	WRK2,WPRE	RTN	;136
20	C3565	614154000001	ZBQ	OR	WPRE	RTN	;140
21	C3566	015614000305	ZAP	OR	WRK2,IC	RTN	;142
22	C3567	614214000120	ZAG	OR	IC	RTN	
23	C3570	015614000305	ZAB	OR	WRK2,IC	RTN	
24	C3571	214154000005	ZBQ	OR	IC	RTN	
25	C3572	015614000306	ZAB	OR	WRK2,CAUSE	RTN	
26	C3573	614214000140	ZAG	OR	CAUSE	RTN	
27	C3574	015614000306	ZAB	OR	WRK2,CAUSE	RTN	
28	C3575	214154000006	ZRQ	OR	CAUSE	RTN	
29	C3576	415614000307	ZAB	OR	WRK2,SB	RTN	
30	C3577	214214000160	ZAG	OR	SB	RTN	
31	C3600	415614000307	ZAR	OR	WRK2,SB	RTN	
32	C3601	614154000007	ZBQ	OR	SB	RTN	
33	C3602	415614000310	ZAR	OR	WRK2,PC	RTN	
34	C3603	214214000200	ZAG	OR	PC	RTN	
35	C3604	415614000310	ZAB	OR	WRK2,PC	RTN	
36	C3605	614154000010	ZBQ	OR	PC	RTN	
37	C3606	015614000311	ZAB	OR	WRK2,CNTR	RTN	
38	C3607	614214000220	ZAG	OR	CNTR	RTN	

GI APR 1982

```

I0114 GPU MICROPROGRAM
01 C3610 015614000311
02 C3611 214154000011
03 C3612 415614000313
04 C3613 21421400026C
05 C3614 415614000313
06 C3615 614154000013
07 C3616 015614000314
08 C3617 61421400030C
09 C3620 015614000314
10 C3621 214154000014
11 C3622 415614000315
12 C3623 21421400032C
13 C3624 415614000315
14 C3625 614154000015
15 C3626 415614000316
16 C3627 21421400034C
17 C3630 415614000316
18 C3631 614154000016
19 C3632 015614000317
20 C3633 61421400036C
21 C3634 015614000317
22 C3635 214154000017
23 C3636 151754004006
24 C3637 034400003537
25 C3640 551754007405
26 C3641 034400003537
27 C3642 40461000030C
28 C3643 21035400000C
29 C3644 00461000070C
30 C3645 61035400040C
31 C3646 00461000130C
32 C3647 61035400100C
33 C3650 40461000170C
34 C3651 21035400140C
35 C3652 00461000230C
36 C3653 61035400200C
37 C3654 40461000270C
38 C3655 21035400240C
39 C3656 40461000330C
40 C3657 21035400300C
41 C3660 00461000370C
42 C3661 61035400340C

```

```

OR WRK2,CNTR ;144
OR CNTR RTN
OR WRK2,WRK1 ;146
OR WRK1 RTN
OR WRK2,WRK1 ;150
OR WRK1 RTN
OR WRK2,14 ;152
OR 14 RTN
OR WRK2,14 ;154
OR 14 RTN
OR WRK2,15 ;156
OR 15 RTN
OR WRK2,15 ;160
OR 15 RTN
OR WRK2,16 ;162
OR 16 RTN
OR WRK2,16 ;164
OR 16 RTN
OR WRK2,17 ;164
OR 17 RTN
OR WRK2,17 ;170
OR 17 RTN
OR,10,6 POP ; SAVE DEVNO IN RAM6
F,F,B120 ; RETURN
OR SP17,IC B120 POP ;SAVE RUN COUNTER IN IC
F,F WRK2,0 ;RETURN
SUB 0 ;176
OR WRK2,1 RTN ;200
OR 1 RTN ;202
SUB 2 RTN ;204
OR 3 RTN ;206
SUB 4 RTN ;210
OR 5 RTN ;212
SUB 6 RTN ;214
OR 7 RTN

```

10115 GPU MICROPROGRAM GI APR 1982

```

01 C3662 004610004300
02 C3663 610354004000
03 C3664 404610004700
04 C3665 210354004400
05 C3666 404610005300
06 C3667 210354005000
07 C3670 004610005700
08 C3671 610354005400
09 C3672 404610006300
10 C3673 210354006000
11 C3674 004610006700
12 C3675 610354006400
13 C3676 004610007300
14 C3677 610354007000
15 C3700 404610007700
16 C3701 210354007400
17 C3702 144610004140
18 C3703 034400003537
19 C3704 544610007520
20 C3705 034402003350
21

SUB WRK2,10
OR 10
SUB WRK2,11
OR 11
SUB WRK2,12
OR 12
SUB WRK2,13
OR 13
SUB WRK2,14
OR 14
SUB WRK2,15
OR 15
SUB WRK2,16
OR 16
SUB WRK2,17
OR 17
SUR,6,10 POP ; RESTORE DEV_NO
F,F,B120 ; RETURN
SUB IC,SP17 POP
F,F INIT

;216 RTN
;220 RTN
;222 RTN
;224 RTN
;226 RTN
;230 RTN
;232 RTN
;234 RTN

;RESTORE RUN COUNTER
;INIT REG.
;FINIS GOTO NEXT TEST:

```

```

01 ;TEST OF EXTERN INTERRUPT.
02 ;-----
03 ;THE TEST CHECK THAT ILEV 0-7 NOT SET INTERRUPT.
04 ;IT IS VERIFIED THAT ILEVEL 8-15 SET THE PROPER INTERRUPT
05 ;LEVEL.THE TEST ALSO CHECK THAT THE PROPER ILEVEL IS ABLE TO
06 ;CLEAR THE INTERRUPT.
07 ;
08 ;
09 C3706 41175400401C B200: SZB OR,10,PC ; PC := CPU_ADDR
10
11
12
13 C3707 415450000314 SUB WRK2,WRK2
14 C3710 415601030314 ADDO WRK2,WRK2,DATO
15 C3711 111664015104 CAND 12,STAT,STAT,CPUST PUSH;SETUP, CLEAR ERROR FLAG.
16 C3712 411654046231 OR 14,CNTR,CNTR,CNTR0
17 C3713 01461442020C OR PC,WRT
18 C3714 400400000301 LDIM 0,301
19 C3715 015754000012 OR IMOP,WRKC
20 C3716 434406663462 T,BNACK TBERR
21 C3717 034402703771 T,INTR CHINT
22 C3720 034402003374 F,F LOOP
23
24 C3721 55065000730C SA SP16,WRK2 POP
25 C3722 43440042371C JMP T,NZ B250
26
;THE LOOP CHECK THAT EXTERN INTERRUPT
;LEVEL 0-7 NOT IS ABLE TO SET THE
;INTERRUPT FLAG.
;WRK2:=1, ILEVEL COUNTER
;DATO:=0,1,..7,WRK2:=WRK2+1;
;SETUP, CLEAR ERROR FLAG.
;SET TEST SYNC
;SIMULATE EXTERN INTERRUPT
;WRKO:= 301, STATUS
;IF BNACK THEN GOTO TBERR
;IF ILLEGAL INTERRUPT THEN GOTO ERROR;
;RESULT:=8.-WRK2-1
;IF WRK2 <> 7 THEN GOTO B250;

```

```

;TEST THAT ILEVEL 8-15 CAUSE INTERRUPT.
;THE ILEV-REG IS ALSO TESTED, AND IT IS CHECKED
;THE PROPER LEVEL CLEAR THE INTERRUPT;
;DATO:=8,9,..15
;SETUP, CLEAR ERROR FLAG;
;SET TEST SYNC
;SIMULATE EXTERNT INTERRUPT, LEVEL IN WRK2

WRK2,WRK2,DATO
12,STAT,STAT,CPUST
14,CNTR,CNTR,CNTR
PC,WRT

IMOP,WRKC
TERROR
TBERR
WRKO

IMOP,INTRG
TERROR

IMOP,INTRG
TERROR

IMOP,INTRG
TERROR

IMOP,WRK1
ILEV,WRK1,WRK1
WRK1,WRK2
TERROR

WRKO
WRK2,INTRG

CHINT
LOOP

IMOP,WRK2
B260
  
```

```

ZABR
SABR
SABR
ZAR
LDIM
RZB
WCAL
CAL
ZBR
LDIM
RZR
ZQG
ZQG
ZQG
CAL
LDIM
RZR
LDIM
ZBB
RZB
RAB
AB
CAL
ZBB
ZAR
ZQG
ZQG
ZQG
CAL
CAL

LDIM
RA
JMP

0,15
SUBO
T,NZ
  
```

```

04 C3723 415601030314
05 C3724 111664015104
06 C3725 411654046231
07 C3726 C1461442020C
08 C3727 400400000310
09 C3730 015754000012
10 C3731 434406653416
11 C3732 434402643462
12 C3733 015541000012
13 C3734 000400000005
14 C3735 014754100000
15 C3736 014114000000
16 C3737 014114000000
17 C3740 014114000000
18 C3741 034402303416
19 C3742 000400000005
20 C3743 014754100000
21 C3744 000400000377
22 C3745 015541000012
23 C3746 415754000013
24 C3747 415660002273
25 C3750 014451000274
26 C3751 034402423416
27 C3752 015541000012
28 C3753 014614100300
29 C3754 014114000000
30 C3755 014114000000
31 C3756 014114000000
32 C3757 034402703771
33 C3760 034402003374
34
35 C3761 0004000000017
36 C3762 014651000300
37 C3763 434400423723
38
39
  
```


10118 GPU MICROPROGRAM GI APR 1982

;PASS ADMINI.

01
02
03 C3764 011750007414
04 C3765 434400423767
05 C3766 434400003327
06 C3767 404610007700 B400:
07 C3770 43440000350C

SZB SUB
JMP T,NZ
JMP F,F
ZAS SUB
JMP F,F

SP17,WRK2 B400
T1
WRK2,SP17
B10

;IF PASS COUNTER = 0 THEN TERMINATE CPU TEST
; ONLY CPU TEST
;SP17:=SP17-1;
;START A NEW PASS

; SUBROUTINER
;

13 C3771 015754002013 CHINT:
14 C3772 000400000017 RZB
15 C3773 015660000273 LDIM
16 C3774 01065000726C RAB
17 C3775 634400013416 SA
18 C3775 634400013416 JMP

OR ILEV,WRK1
0000,0017
AND IMOP,WRK1,WRK1
SUB SP16,WRK1
F,NNEG

;IF ILEVEL < 8. THEN RTN ELSE
;GOTO ERROR;
TERROR RTN ;

08
09
10
11
12
13
14
15
16
17
18
19

10119 GPU MICROPROGRAM GI APR 1982
01 .DO 2048.--(. /3)
02 .END

03 00CC SOURCE LINES IN ERROR

00C1 .MAIN DOMUS MACRO ASSEMBLER REV 02.00

01 000000 .LOC 0
 02 ;ADDRESS TABLE
 03 ;*****
 04 ;
 05 ;

06 ; ADDRESS CALCULATION
 07 ; INPUT: AFTER ESCAPE, AFTER AM, REL, INDIR, X-FIELD(0:1)
 08 ;

Line	Code	Op	Op2	Op3	Op4	Op5	Op6	Op7	Op8	Op9	Op10	Op11	Op12	Op13	Op14	Op15	Op16	Op17	Op18	Op19	Op20	Op21	Op22	Op23	Op24	Op25	Op26	Op27	Op28	Op29	Op30	Op31	Op32	Op33	Op34	Op35	Op36		
09	000004	.DO	4																																				
10	000000	000265	DIR	/3																																			
11	00001	000272	INDEX	/3																																			
12	00002	000272	INDEX	/3																																			
13	00003	000272	INDEX	/3																																			
14	00004	000265	DIR	/3																																			
15	00005	000272	INDEX	/3																																			
16	00006	000272	INDEX	/3																																			
17	00007	000272	INDEX	/3																																			
18	00007	000272	INDEX	/3																																			
19																																							
20	00010	000267	REL	/3																																			
21	00011	000275	RELX	/3																																			
22	00012	000275	RELX	/3																																			
23	00013	000275	RELX	/3																																			
24																																							
25	00014	000267	REL	/3																																			
26	00015	000275	RELX	/3																																			
27	00016	000275	RELX	/3																																			
28	00017	000275	RELX	/3																																			
29																																							
30	00020	000301	AMD	/3																																			
31	00021	000306	AMX	/3																																			
32	00022	000306	AMX	/3																																			
33	00023	000306	AMX	/3																																			
34	00024	000301	AMD	/3																																			
35	00025	000306	AMX	/3																																			
36	00026	000306	AMX	/3																																			
37	00027	000306	AMX	/3																																			
38																																							
39	00030	000300	AMR	/3																																			
40	00031	000305	AMRX	/3																																			
41	00032	000305	AMRX	/3																																			
42	00033	000305	AMRX	/3																																			
43	00034	000300	AMR	/3																																			
44	00035	000305	AMRX	/3																																			
45	00036	000305	AMRX	/3																																			

;REL

; AFTER AM

;REL, AFTER AM

```

!00C2 MAIN
01 CC040 000265 DIR/3
02 CC041 000272 INDEX/3
03 CC042 000272 INDEX/3
04 CC043 000272 INDEX/3
05
06 CC044 000265 DIR/3
07 CC045 000272 INDEX/3
08 CC046 000272 INDEX/3
09 CC047 000272 INDEX/3
10
11 CC050 000267 REL/3
12 CC051 000275 RELX/3
13 CC052 000275 RELX/3
14 CC053 000275 RELX/3
15
16 CC054 000267 REL/3
17 CC055 000275 RELX/3
18 CC056 000275 RELX/3
19 CC057 000275 RELX/3
20
21 CC060 000301 AMD/3
22 CC061 000306 AMX/3
23 CC062 000306 AMX/3
24 CC063 000306 AMX/3
25 CC064 000301 AMD/3
26 CC065 000306 AMX/3
27 CC066 000306 AMX/3
28 CC067 000306 AMX/3
29
30 CC070 000300 AMR/3
31 CC071 000305 AMRX/3
32 CC072 000305 AMRX/3
33 CC073 000305 AMRX/3
34 CC074 000300 AMR/3
35 CC075 000305 AMRX/3
36 CC076 000305 AMRX/3
37 CC077 000305 AMRX/3

```

:REL

: AFTER AM

:REL, AFTER AM

```

!00C4 MAIN
01 CC140 000265 DIR/3
02 CC141 000272 INDEX/3
03 CC142 000272 INDEX/3
04 CC143 000272 INDEX/3
05
06 CC144 000265 DIR/3
07 CC145 000272 INDEX/3
08 CC146 000272 INDEX/3
09 CC147 000272 INDEX/3
10
11 CC150 000267 REL/3
12 CC151 000275 RELX/3
13 CC152 000275 RELX/3
14 CC153 000275 RELX/3
15
16 CC154 000267 REL/3
17 CC155 000275 RELX/3
18 CC156 000275 RELX/3
19 CC157 000275 RELX/3
20
21 CC160 000301 AMD/3
22 CC161 000306 AMX/3
23 CC162 000306 AMX/3
24 CC163 000306 AMX/3
25 CC164 000301 AMD/3
26 CC165 000306 AMX/3
27 CC166 000306 AMX/3
28 CC167 000306 AMX/3
29
30 CC170 000300 AMR/3
31 CC171 000305 AMRX/3
32 CC172 000305 AMRX/3
33 CC173 000305 AMRX/3
34 CC174 000300 AMR/3
35 CC175 000305 AMRX/3
36 CC176 000305 AMRX/3
37 CC177 000305 AMRX/3

```

:REL

: AFTER AM

:REL, AFTER AM

100C5 .MAIN ;INSTRUCTION EXECUTIONS
 01 ; INPUT:ESCAPE MODE, F FIELD(0:5)
 02 ;
 03 ;
 04 ;

05	000002	.DO 2	
06	00200	000137	CS/3
07	00201	002120	SORT/3
08	00202	000467	BL/3
09	00203	000454	HL/3
10	00204	000356	LA/3
11	00205	000360	LO/3
12	00206	000362	LX/3
13	00207	000364	WA/3
14			
15	00210	000371	WS/3
16	00211	000343	AM/3
17	00212	000376	WM/3
18	00213	000345	AL/3
19	00214	000135	ILLOP/3
20	00215	001123	JL/3
21	00216	000135	ILLOP/3
22	00217	000135	ILLOP/3
23			
24	00220	000513	XL/3
25	00221	000503	BS/3
26	00222	000473	BA/3
27	00223	000463	BZ/3
28	00224	000354	RL/3
29	00225	001112	SP/3
30	00226	000135	ILLOP/3
31	00227	000540	RS/3
32			
33	00230	000410	WD/3
34	00231	000622	RX/3
35	00232	000577	HS/3
36	00233	000615	XS/3
37	00234	000135	ILLOP/3
38	00235	001670	CMVI/3
39	00236	001457	DADD/3
40	00237	001455	DADDI/3

37	CC300	000137	CS/3
38	CC301	002120	SORT/3
39	CC302	000467	BL/3
40	CC303	000454	HL/3
41	CC304	000356	LA/3
42	CC305	000360	LO/3
43	CC306	000362	LX/3
44	CC307	000364	WA/3
45			
46			
47	CC310	000371	WS/3
48	CC311	000343	AM/3
49	CC312	000376	WM/3
50	CC313	000345	AL/3
51	CC314	000135	ILLOP/3
52	CC315	001123	JL/3
53	CC316	000135	ILLOP/3
54	CC317	000135	ILLOP/3
55			
56	CC320	000513	XL/3
57	CC321	000503	BS/3
58	CC322	000473	BA/3
59	CC323	000463	BZ/3
60	CC324	000354	RL/3

00C7	.MAIN		
01	CC325	001112	SP/3
02	CC326	000135	ILLOP/3
03	CC327	000540	RS/3
04			
05	CC330	000410	WD/3
06	CC331	000622	RX/3
07	CC332	000577	HS/3
08	CC333	000615	XS/3
09	CC334	000135	ILLOP/3
10	CC335	001670	CMVI/3
11	CC336	001457	DADD/3
12	CC337	001455	DADDI/3

```

!CCCC .MAIN
01 CC340 001140 CI/3
02 CC341 000346 AC/3
03 CC342 001032 NS/3
04 CC343 001047 ND/3
05 CC344 000733 AS/3
06 CC345 000756 AD/3
07 CC346 001000 LS/3
08 CC347 001015 LD/3
09
10 CC350 001065 SH/3
11 CC351 001071 SL/3
12 CC352 001075 SE/3
13 CC353 001077 SN/3
14 CC354 001101 SO/3
15 CC355 001104 SZ/3
16 CC356 001106 SX/3
17 CC357 001665 CMV/3
18
19 CC360 001327 FA/3
20 CC361 001331 FS/3
21 CC362 001250 FM/3
22 CC363 002062 KS/3
23 CC364 001400 FD/3
24 CC365 001214 CF/3
25 CC366 000676 DL/3
26 CC367 000542 DS/3
27
28 CC370 000704 AA/3
29 CC371 000715 SS/3
30 CC372 001526 MLA/3
31 CC373 001603 ARM/3
32 CC374 001615 INV/3
33 CC375 002000 STR/3
34 CC376 002215 BF/3
35 CC377 001503 MODUS/3
36
37
38
39

```

.END

CCCC SOURCE LINES IN ERROR

```

!CCCC .MAIN
01 CC240 001140 CI/3
02 CC241 000346 AC/3
03 CC242 001032 NS/3
04 CC243 001047 ND/3
05 CC244 000733 AS/3
06 CC245 000756 AD/3
07 CC246 001000 LS/3
08 CC247 001015 LD/3
09
10 CC250 001065 SH/3
11 CC251 001071 SL/3
12 CC252 001075 SE/3
13 CC253 001077 SN/3
14 CC254 001101 SO/3
15 CC255 001104 SZ/3
16 CC256 001106 SX/3
17 CC257 001665 CMV/3
18
19 CC260 001327 FA/3
20 CC261 001331 FS/3
21 CC262 001250 FM/3
22 CC263 002062 KS/3
23 CC264 001400 FD/3
24 CC265 001214 CF/3
25 CC266 000676 DL/3
26 CC267 000542 DS/3
27
28 CC270 000704 AA/3
29 CC271 000715 SS/3
30 CC272 001526 MLA/3
31 CC273 001603 ARM/3
32 CC274 001615 INV/3
33 CC275 002000 STR/3
34 CC276 002215 BF/3
35 CC277 001503 MODUS/3
36

```


● Appendix 2.

Listing of DPU microprogram :


Flow diagrams	192
DPU Macrodefinitions	199
DPU microprogram	206




power up, system reset




LONG LOAD (17)




AR MULT (37)




INIT (57)




eovf (11)






deovf (33)































0001

```

; **** MICRO PROGRAM FOR DPU 4.8-81 GI ****
; ** IT IS CLAIMED THAT THE MASTER CPU IS HAVING A CYCLUS OF **
; ** AT LEAST 0.16 MICROSEC. **
.XPNG

```

```

;
; MACRO FILL
;
; THE MACRO IS STORING ONES UNTIL 'LOCATION'
;
; MACRO CALL:
;
; FILL 'LOCATION'
;

```

```

.MACRO FILL
.LIST 0
  .IFG 3-1
    SEGMENT TOO LONG
  .ENDC
  .DO 1*3-1
    -1
  .ENDC
.LIST 1
%

```

```

; DEFINITIONS OF PARAMETERS:

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

```

01 ;
02 ;
03 ; CONDITION PARAMETERS:
04 MAP =7
05 ZER0 =20
06 NCZERO =21
07 NOVR =22
08 CVRG? =23
09 START =24
10 ALUC =25
11 ALU1C =26
12 JMP =27
13 NZER0 =30
14 CZER0 =31
15 CVR? =32
16 NOVRG =33
17 NSTART =34
18 NALUC =35
19 NALU10 =36
20 NJMP =37
21 ; DO PARAMETERS (DEFAULT: 6):
22 INM =7
23 IVT =4
24 READY =2
25 CC0006 DODF=6;
26 ;
27 ; BUS PARAMETERS (DEFAULT: 17):
28 NACC =15
29 ACC =35
30 FRAC =7
31 EXP =13
32 SUM =15
33 INT =16
34 CC0017 BUSDF=17;
35 ;
36 ; DESTINATION PARAMETERS (DEFAULT 7):
37 X =0
38 Y =1
39 EXPO =2
40 EXC =3
41 CVRQ =4
42 CVRA =5
43 RESET =6
44 ;
45 ; JUMP MAP UNCONDITIONAL.
46 ; RESULT EQUAL ZERO.
47 ; COUNTER NOT EQUAL ZERO.
48 ; NO OVERFLOW.
49 ; OVERFLOW IN Q-REG.
50 ; START COMMAND.
51 ; RESULT BIT 0.
52 ; RESULT BIT 0 NOT EQUAL BIT 1.
53 ; JUMP UNCONDITIONAL.
54 ; RESULT NOT EQUAL ZERO.
55 ; COUNTER EQUAL ZERO.
56 ; OVERFLOW.
57 ; NO OVERFLOW IN Q-REG.
58 ; NO START COMMAND.
59 ; RESULT BIT 0 EQUAL ZERO.
60 ; RESULT BIT 0 EQUAL BIT 1.
61 ; UNCONDITIONAL NO JUMP.
62 ;
63 ; INHIBIT MULTIPLY.
64 ; INVERSE TABLE.
65 ; SET FPU READY FLAG.
66 ;
67 ; NO ACCUMULATION.
68 ; ACCUMULATION.
69 ; BUS(0:35) := INPUT(0:35), BUS(36:39) := 0.
70 ; BUS(0:11) := INPUT(36:47), BUS(36:39) := 0.
71 ; BUS(0:39) := SUM(0:39).
72 ; BUS(0:11) := SUM(36:47).
73 ;
74 ; X REG.
75 ; Y REG, AND OUTPUT(0:35) := ALU(0:35).
76 ; OUTPUT(36:47) := ALU(0:11).
77 ; EXCEPTION(16:23) := BUS(4:11).
78 ; OVERFLOW Q.
79 ; OVERFLOW RAM.
80 ; RESET READY, START AND OVERFLOW.

```



```

10007 DPU
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18

```

```

; MULTIPLY PARAMETERS (DEFAULT 7):
      X4      =3      ; SELECT X4, X3.
      X2      =5      ;
      X1      =6      ;
      MULDF=7;

; CONSTANTS:
      K2048   =200
      K36     =1
      K1      =2
      K2      =4
      K4      =10
      K74=112

      CC0200
      CC0001
      CC0002
      CC0004
      CC0010
      CC0112

      CC1375 JMPDF=1375 ; JUMPLABEL DEFAULT 3 * 377 = 1375

```

I0CC4 DPU

```

01 ; RAM PARAMETERS:
02 ; REGISTER GROUPS A,B,C,D INDEX 0:3
03 ; FIRST MENTIONED INDEX IS LOADED
04 ;
05 ; RAMB RAMA
06 ; IFRH IFRH
07 ; IFRH IFRH
08 ; IFRH AFRH
09 ; IFRH IFRH
10 ; IFRH AFRH
11 ; AFRH IFRH
12 ; AFRH AFRH
13 ; AFRH AFRH
14 ; AFRH AFRH
15 ; IEX IEX
16 ; IEX AEX
17 ; IEX MRE
18 ; IEX DIA
19 ; AEX IEX
20 ; AEX AEX
21 ; MRE IEX
22 ; MRE AEX
23 ; MRE MRE
24 ; DIA IEX
25 ; DIA AEX
26 ; DIA MRE
27 ; DIA DIA
28 ; MRF MRF
29 ; H1 H1
30 ; H1 H2
31 ; H2 H2
32 ; H3 H3
33 ; MODUS MODUS
34 ; K74 K74
35 ; BLEX BLEX
36 ; WMODU MODUS
37 ; WMODU WMODU
38 ; ALU DESTINATION PARAMETERS:
39 ; LOADG =0 ; LOAD G-REG.
40 ; NLOAD =1 ; NO LOAD.
41 ; LOADA =3 ; LOAD RAM.
42 ; SHAD =5 ; SHIFT RAM DOWN BEFORE LOAD.
43 ; SHAU =7 ; SHIFT RAM UP BEFORE LOAD.
44 ; LSHAD=4; SHIFT RAM CON Q LEFT AND LOAD RAM
45 ; LSHAU=6; SHIFT RAM CON Q RIGHT AND LOAD RAM

```

```

100C5
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

; FUNCTION PARAMETERS:
CC0174 LOADF =0174 ; D(C:39) + 0.
CC0177 LOADE =0177 ; D(O:11) + 0, D(12:39) AND 0.
CC1400 SUBQA =1400 ; Q - RAM.
CC3040 PAS.G =3040 ; Q OR 0.
CC2440 NEG.G =2440 ; 0 - Q.
CC0000 ADDQA =0000 ; Q + RAM.
CC0024 ADD =0024 ; RAM + RAM.
CC3110 PAS.A =3110 ; RAM OR 0.
CC0130 ADD.E =0130 ; RAM + (D(O:11),Z(12:35),D(36:39))
CC3174 PAS =3174 ; D(C:39).
CC0175 LOADI =0175 ; D(C:11) + 0, D(12:35) AND 0, D(36:39) + 0.
CC2510 NEG.A =2510 ; 0 - RAM.
CC2424 SUB =2424 ; RAMA - RAMB.
CC2424 CLEAR =2424 ; ZERO.
CC1530 SUB.E =1530 ; RAM -(D(O:11),Z(12:35),D(36:39))
CC1424 ISUB=1424 ; RAMB - RAMA.
CC0424 ADD1 =0424; RAM + RAM + 1
CC1024 ISUB1=1024; RAM - RAM - 1
CC2400 SUBAQ=2400; RAM - Q
CC0311 INC.A=0311; RAM + 1B11
CC2530 ISUBE=2530; (D(O:11),Z(12:35),D(36:39)) - RAM
CC0510 INC.R=0510; RAM + 1B39
CC3024 OR=3024; RAM OR RAM

```

10006 DPU

```

01 ; DEFINITIONS OF MACRO'S USED IN FPU 801 MICRO PROGRAM.
02
03 ; EXEC (JUMPADDRESS,CONDITION,DO,BUS,DEST,X,RAM,ALUDEST,FUNCTION)
04     .MACRO EXEC
05     ((#1)/3)B7+(#2)B12+(#3)B15
06     ((#4)B4+(#5)B7+(#6)B10+(#7)/2)B15
07     ((#8)B2+(#7)&1)B3+(#9)B14+1B15
08     %
09
10 ; IMID (CONSTANT,DEST,RAM,ALUDEST,FUNCTION)
11     .MACRO IMID
12     ((#1)B7+376B15
13     17B4+(#2)B7+7B10+(#3)/2)B15
14     ((#4)B2+(#3)&1)B3+(#5)B14
15     %
16
17 ; MULT (BUS,X)
18     .MACRO MULT
19     377B7+376B15
20     ((#1)B4+7B7+(#2)B10+37B15
21     77B7+377B15
22     %
23
24 ; JUMP (ADDRESS,CONDITION)
25     .MACRO JUMP
26     ((#1)/3)B7+(#2)B12+6B15
27     17B4+7B7+7B10+37B15
28     77B7+377B15
29     %
30

```

```

01 ; BUSALU(DO,BUS,DEST, RAM,ALUDEST,FUNCTION)
02 .MACRO BUSALU
03 377B7+37B12+(%1)B15
04 (%2)B4+(%3)B7+7B10+((%4)/2)B15
05 (%5)B2+((%4)&1)B3+(%6)B14+1B15
06 %
07 ; ALUJMP (ADDRESS,CONDITION,BUS,DEST, RAM,ALUDEST,FUNCTION)
08 .MACRO ALUJMP
09 ((%1)/3)B7+(%2)B12+6B15
10 (%3)B4+(%4)B7+7B10+((%5)/2)B15
11 (%6)B2+((%5)&1)B3+(%7)B14+1B15
12 %
13 ; ALU (RAM,ALUDEST,FUNCTION)
14 .MACRO ALU
15 377B7+37B12+6B15
16 17B4+7B7+7B10+((%1)/2)B15
17 (%2)B2+((%1)&1)B3+(%3)B14+1B15
18 %
19 ; IEXEC (CONSTANT,DO,BUS,DEST,X, RAM,ALUDEST,FUNCTION)
20 .MACRO IEXEC
21 (%1)B7+37B12+(%2)B15
22 (%3)B4+(%4)B7+(%5)B10+((%6)/2)B15
23 (%7)B2+((%6)&1)B3+(%8)B14
24 %
25
26
27

```

```

100C8 DPU
01
02
03 CC0000 -LCC C ; LOCATION 0 IS POWER UP START
04
05 ;
06 ; NEXT INSTRUCTION
07 CC000 2257717673270372 NEXT0: IMID K74,RESET,D11,LOADA,LOADI ; D11 := K74
08 CC001 0036117771776221 NEXT: EXEC NEXT,NSTART,READY,BUSDF,DESDF,MULDF,D30,SHAU,PAS.A ;
09 ; WRKMODUS := MODUS SHIFT 1; WAIT ON START;
10 CC002 7763717670C15051 ALUJMP JMPDF,MAP,BUSDF,RESET,C00,LOADQ,CLEAR ; Q := 0; GOTO FUNCTION;
11 ;
12 ; EXCEPTION FOR MULT
13 ; *****
14 CC003 0057717775463260 MEXC: IEXEC K1,DODF,BUSDF,DESDF,MULDF,B22,LOADA,SUB.E ; MRE:=MRE-2; SUM:=SUM+MULT;
15 CC004 0032717735426221 EXEC NEXT,ALUO,DODF,BUSDF,DESDF,X4,B22,NLOAD,PAS.A ; ALU:=MRE; MULT:=X4*Y;
16 ; IF UNDERFLOW THEN GOTO NEXT;
17 CC005 3537315771466221 ALUJMP RTN,NALU10,NACC,DESDF,B20,LOADA,PAS.A ; SUM:=MULT; MULT:=X3*Y; MRE:=IEX;
18 ; IF IEX = 2 < 2048 THEN GOTO RTN;
19 ;
20 ;
21 ; EXCEPTION
22 ; *****
23 ; THE EXCEPTIONREGISTER IS CLEAR BY A RESET.
24 CC006 0117517370C26370 EXCEP: IEXEC K2,READY,RUSDF,EXC,MULDF,A00,NLOAD,PAS ; EX(22) := 1; OVERFLOW;
25 CC007 4017717270C20372 IMID K2048,EXPO,A00,NLOAD,LOADI ; E_OUT := -2048;
26 CC010 143371777637777 JUMP ARZC,JMP ; GOTO ARZO;
27 ;
28 ; TEST EXP_OVERFLOW
29 CCU11 7777717771C26221 EOVF: ALL BCC,NLOAD,PAS.A ; ALU := IEX;
30 CC012 0156717170C65051 ALUJMP EXCEP,NALU0,BUSDF,Y,ACO,LOADA,CLEAR ; Y_OUT:=IFRH:=0; IF POS GOTO EXCEPTION;
31 ;
32 ; STORE ZERO
33 ; *****
34 CC013 4017717270C20372 STRZ: IMID K2048,EXPO,A00,NLOAD,LOADI ; E_OUT := -2048;
35 CC014 0033517170C25051 EXEC NEXT,JMP,READY,BUSDF,Y,MULDF,A00,NLOAD,CLEAR ; Y := 0; GOTO NEXT;

```

```

01          FILL
02 .LIST 1
03 .LOC 55 ; MAP ADDRESS 17
04 ;
05 ; LONG LOAD (LOAD PRODUCT) AND ADD
06 ;
07 ; INPUT TAILPART EXP = 0 SIGN AS MODUS/ <> 0 OPPOSITE SIGN AS MODUS
08 ; INPUT HEADPART EXPO_HEAD
09 CC017 7777707672360371 LL: BUSALU DODF,FRAC,RESET,A11,SHAU,LOADF ; CLEAR SIGNBIT; IFRT := FRACTION;
10 CC020 7777513770C20373 BUSALU READY,EXP,DESDF,A00,NLOAD,LOADI ; IF EXPO = 0
11 CC021 0470317772206221 ALUJMP LL1,ZERO,BUSDF,DESDF,A11,LOADQ,PAS.A ; THEN GOTO LL1 (Q := IFRT)
12 ;
13 ; CHANGE SIGNBIT OF WRKMODUS
14 CC022 401771777673260 IMID K2G48,DESDF,D33,LOADA,SUB.E ; ELSE WRKMODUS := WRKMODUS + 1B0
15 ;
16 ; IFRH(C:35) := 0 , IFRH(36:39) := Q(0:3) , IFRT(0:35) := Q(4:39) , IFRT(36:39) := 0
17 CC023 7777717770145051 LL1: ALU,A0C,LSHAU,CLEAR ;
18 CC024 7777717770146221 ALU A00,LSHAU,PAS.A ;
19 CC025 7777717770146221 ALU A00,LSHAU,PAS.A ;
20 CC026 7777717770146221 ALU A00,LSHAU,PAS.A ;
21 CC027 7777717772266101 ALU A11,LOADA,PAS.G ; IFRT := Q ;
22 CC030 0616107770C0371 LL2: EXEC LL2,NSTART,READY,FRAC,DESDF,MULDF,A00,LOADQ,LOADF ; Q := FRAC(0:35)
23 CC031 7777717770C60001 ALU A00,LOADA,ADDGA ; IFRH := IFRH + Q ;
24 CC032 4353713671120373 ALUJMP FA00,JMP,EXP,RESET,B0C,SHAD,LOADI ; GOTO FA00; IEX := EXPO_HEAD SHIFT (-1);
25 ;
26 ; DOUBLE STORE EXP OVER/UNDERFLOW
27 CC033 7777717771C26221 DEOVF: ALU B00,NLOAD,PAS.A ; ALU := IEX;
28 CC034 3352717173235051 ALUJMP STZM1,ALU0,BUSDF,Y,D11,NLOAD,CLEAR ; Y_OUT := 0;
29 ; IF NEG THEN GOTO STORE ZERO MARK;
30 CC035 015371777637777 JUMP EXCEP,JMP ; GOTO EXCEPTION;

```

```

1001C DPU
01          FILL 37
02          CC0001 -LIST 1
03          CC0135   .LOC 135 ; MAP ADDRESS 37
04          ;
05          ; ARM          ARF := ARF * FRAC;    AEX := AEX + EXP;
06          ;
07          ARM: BUSALU DODF,FRAC,Y,C11,LOADA,LOADF ; H1 := Y := FRAC;
08          CC040 1430313671120373 ALUJMP ARZO,ZERO,EXP,RESET,BCO,SHAD,LOADI ; IEX := EXP // 2; IF ZERO GOTO AZERO;
09          CC041 77777170744C6221 BUSALU DCDF,BUSDF,X,A22,LOADQ,PAS.A ; Q := X := AFRH;
10          CC042 1430317770C76101 ALUJMP ARZO,ZERO,BUSDF,DESDF,C00,LOADA,PAS.Q ; MRF := Q; IF ZERO GOTO AZERO;
11          ;
12          ; CLEAR AR AND SIGN OF WRKMODUS
13          ALU D33,LOADQ,ADD ; Q := WRKMODUS SHIFT 1;
14          CC044 77777177745C5051 ALU A22,LSHAD,CLEAR ; AFRH := 0; Q := 0 CON Q SHIFT -1;
15          CC045 7777717777676101 ALU D33,LOADA,PAS.Q ; WRKMODUS := Q;
16          CC046 7777717773466221 ALU B21,LOADA,PAS.A ; MRE := AEX;
17          CC047 4017717773320372 IMID K2C48,DESDF,B11,SHAD,LOADI ; AEX := -2048 // 2;
18          CC050 3473717776665051 ALUJMP MA1,JMP,BUSDF,DESDF,A33,LOADA,CLEAR ; AFRT := 0;
19          ;
20          ; SHORTLEFTSHIFT :
21          SHLF: BUSALU DODF,BUSDF,Y,ACC,LOADA,ADD ; Y_OUT := IFRH := IFRH * 2;
22          CC051 7777717170C60051 ALUJMP FDUD,JMP,BUSDF,DESDF,B03,LOADA,ISUB ; IEX := IEX -1; GOTO FDUD;
23          ;
24          ; SHORTRIGHTSHIFT :
25          SHRT: ALU ACC,SHAD,PAS.A ; IFRH := IFRH // 2; SIGNSHIFT;
26          CC053 7777717770126221 BUSALU DCDF,BUSDF,Y,A00,NLOAD,PAS.A ; Y_OUT := IFRH;
27          CC054 7777717170C26221 ALUJMP FDUD,JMP,BUSDF,RESET,B03,LOADA,ADD ; IEX := IEX + 1; GOTO FDUD;
28          CC055 6713717677060051

```



```

10011
01          FILL 57
02          .LIST 1
03          .LOC 215 ; MAP ADDRESS 57
04
05 ;
06 ; INPUT      BIT 0:7  MODUS
07 ;          BIT 16:23 1B16
08 ;          BIT 36:47 ZERO EXPONENT
09 CC057 7777707671C70371 INIT: BUSALU DODF,FRAC,RESET,D00,LOADA,LOADF
10 CC060 0C16513775530373 EXEC NEXT0,NALUO,READY,EXP,DESDF,MULDF,D22,SHAD,LOADI ; LOAD BLOCKFL EXP;
11 ; IF MODUS(C) = 0 THEN GOTO NEXT0;
12 ; UNCONDITIONALLY ZEROSET OF AR
13 CC061 1473717776665051 ARZO: ALUJMP,ARZ1,JMP,BUSDF,DESDF,A33,LOADA,CLEAR ; AFRT := 0; GOTO ARZ1;
14 ;
15 ; IF --, EXPOVERFLOW THEN ZEROSET AR
16 CC062 0156717776665051 ARZ: ALUJMP,EXCEP,NALUO,BUSDF,DESDF,A33,LOADA,CLEAR ; AFRT := 0;
17 ; IF EXP_OVERFLOW GOTO EXCEP;
18 CC063 4017517773320372 ARZ1: IEXEC K2048,READY,BUSDF,DESDF,MULDF,B11,SHAD,LOADI ; AEX := -2048;
19 CC064 0033717774465051 ALUJMP NEXT,JMP,BUSDF,DESDF,A22,LOADA,CLEAR ; AFRH := 0; GOTO NEXT
20 ;
21 ; NEGATIVE DIVISOR INPUT :
22 CC065 7777717170C35221 NEGDI: BUSALU DODF,BUSDF,Y,CCO,NLOAD,NEG.A ; Y := -DIVISOR;
23 CC066 2036617072265051 EXEC FDC,NALUO,IVT,BUSDF,X,MULDF,A11,LOADA,CLEAR ; X:=R(Y(0:11)); IFRT:=0;
24 ; IF -DIVISOR>0 THEN GOTO FDO;
25 CC067 7777717771126221 ALU 800,SHAD,PAS.A ; IEX := IEX // 2;;
26 CC070 6533717771C65221 ALUJMP TBLFC,JMP,BUSDF,DESDF,B00,LOADA,NEG.A ; IEX := - IEX;
27 ;
28 ; NEGATIVE DIVISOR RESULT :
29 CC071 7777717770C65101 NEGDR: ALU A00,LOADA,NEG.Q ; IFRH := -Q;
30 CC072 6573317770C26221 ALUJMP TELFL,ALU10,BUSDF,DESDF,A00,NLOAD,PAS.A ; IF NORMALIZED GOTO TEST BLFL
31 CC073 7777717777C63051 ALU 803,LOADA,ISUB ; IEX := IEX - 1;
32 CC074 7777717770C60051 ALU A00,LOADA,ADD ; IFRH := IFRH * 2;
33 CC075 6457317770C6221 ALUJMP SARMC,NALU10,BUSDF,DESDF,A00,LOADQ,PAS.A ; IF -,NORMALIZED GOTO SNRMC;
34 CC076 661371777770051 ALUJMP TBLF1,JMP,BUSDF,DESDF,D33,SHAU,ADD ; WRKMODUS SHIFT 2; GOTO TBLF1;

```

10012 DPU

```

01          FILL 77
02          .LIST 1
03          .LOC 275 ; MAP ADDRESS 77
04
05
06          ; INV                      INVERTION                      X -> 1/X
07          ;
08          ; CPU HAS TESTED FOR X = 0
09          ;
10          ; INPUT                    DIVISOR
11          ;                          EXPONENT
12          ;
13          ; OUTPUT                   36 BIT ROUNDED FRACTION TO Y-OUT
14          ;                          CORRESPONDING EXPONENT TO EXP-OUT
15          ;
16          ;
17          CC077 7777707170C70371 INV: BUSALU DODF,FRAC,Y,COO,LOADA,LOADF ; Y := MRF := DIVISOR;
18          ;
19          ; IF NEGATIV DIVISOR GOTO NEGDI
20          ; EXEC NEGDI,ALUO,IVT,EXP,X,MULDF,B00,LOADA,LOADI ; IEX:=DIVEXP; X:=R(Y(0:11));
21          CC100 15326130710C60373 FDO: IMID K2048,DESDF,A11,LOADA,LOADI ; IFRT := 1B0;
22          ;
23          ; PRODUCE MASK 1111000...0 IN H1
24          ; 0.5<= AO < 1, -1<= R < -0.5
25          ; FIRST PRODUCT : A1 = AO * R; -0.5<= A1 < -0.5 + 2 **(-11)
26          ; IEXEC K2C48,DODF,BUSDF,RESET,X1,C11,SHAD,LOADI ; MULT:=R(8:15)*Y; H1:=11000;
27          ; BUSALU DODF,NACC,DESDF,C11,SHAD,PAS.A ; MULT:=R(0:7)*Y; H1:=11100; SUM:=MULT;
28          ; BUSALU DODF,ACC,DESDF,C11,SHAD,PAS.A ; SUM :=MULT+SUM; H1:= 11110...;
29          ; BUSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := (SUM(36:47) EXTRACT 8)*2;
30          ; BUSALU INM,BUSDF,DESDF,C12,NLOAD,ADD ; ALUO := -, CARRY;
31          ; EXEC FD1,ALUC,INM,SUM,DESDF,MULDF,A00,SHAU,LOADF ; IFRH := SUM(1:39);
32          ; IF NOCARRY GOTO FD1;
33          ; ALU A00,LOADA,INC.R ; IFRH := IFRH + CARRY;
34          ; MO = -1 - A1; -0.5-2**(-11)< MO <= -0.5
35          ; FD1: BUSALU DODF,BUSDF,Y,A01,SHAU,SUB ; Y := 1B0 - IFRH; IFRH := (-2 * IFRH);
36          ; SECOND PRODUCT : B2 = R * MO; 1/4< B2 <= 1/2+2**(-11)
37          ; EXEC JMPDF,NJMP,DODF,BUSDF,DESDF,X1,B00,SHAD,PAS.A ; IEX:=IEX/2; MULT:=R(8:15)*Y;
38          ; BUSALU DODF,NACC,DESDF,B00,LOADA,NEG.A ; IEX:=IEX; MULT:=R(0:7)*Y; SUM:=MULT;
39          ; BUSALU DODF,ACC,X,A00,NLOAD,NEG.A ; SUM := MULT + SUM; X := -IFRH;
40          ; BUSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := (SUM(36:47) EXTRACT 8)*2;
41          ; EXEC INV1,JMP,INM,BUSDF,DESDF,MULDF,C12,NLOAD,ADD ; ALUO:=-,CARRY; GOTO INV1;
42          CC112 7777717761126221
43          CC113 77777157710C65221
44          CC114 7777735070C25221
45          CC115 7777756774570377
46          CC116 5713757774230051

```

```

!0013 DRU
01          FILL 117
02          .LIST 1
03          .LOC 355 ; MAP ADDRESS 117
04
05          ;
06          ; STR
07          ;
08          ; AFR AND AEX IS UNCHANGED !!!!!
09          ;
10          ; INPUT          FUNCTION          OUTPUT
11          ; FRAC(0:11) = 0    DOUBLESTORE    Y-OUT = TAILPART    EXPO = HEAD_EXPO
12          ; FRAC(0:35) = 0    DOUBLE ROUNDCONSTANT 1831  Y-OUT = HEADPART    EXPO = HEAD_EXPO
13          ; FRAC(0:11) = -1    SINGLE STORE    Y-OUT = HEADPART 35 BIT ROUNDED
14          ; FRAC(12:35) = 0
15          ;
16          ;
17          ; STR: ALU B01,LOADA,PAS.A ; IEX := AEX;
18          ; IMID,K1,RESET,B33,SHAD,LOADI ; DIA := (1B11) SHIFT (-1)
19          ; ALU A23,NLOAD,OR ; ALU := AFR;
20          ; ALUJMP STZMK,ZERO,FRAC,DESDF,A11,SHAD,LOADF ; IF ZERO GOTO STORE ZEROMARK;
21          ; IFRT := (DOUBLE_ROUND_CONSTANT OR ZERO) // 2;
22          ; ALUJMP STR6,NZERO,BUSDF,DESDF,D22,LOADQ,PAS.A ; Q := BL_EXP;
23          ; IF DOUBLESTORE THEN GOTO STR6;
24          ; ALUJMP BLST1,ALU0,BUSDF,DESDF,D22,LOADQ,PAS.A ; Q := BL_EXP;
25          ; IF BLOCKFL THEN GOTO BLSTR;
26          ; STR6: ALU AC2,LOADA,PAS.A ; IFRH := AFRH;
27          ; ALUJMP STR2,ALU10,BUSDF,DESDF,A33,LOADQ,PAS.A ; Q := AFRH;
28          ; IF NORMALIZED GOTO STR2
29          ;
30          ; PRENORMALIZE
31          ; STR1: ALU ACC,LSHAU,PAS.A ; SHIFTLFT IFR
32          ; ALU A00,NLOAD,PAS.A ; TEST NORMALIZED
33          ; ALUJMP STR1,NALU10,BUSDF,DESDF,RO3,LOADA,ISUB ; IEX := IEX -1;
34          ; IF UNNORMALIZED GOTO STR1
35          ;
36          ; DECIDE SINGLE OR DOUBLE STORE
37          ; STR2: ALU A11,NLOAD,PAS.A ; ALU := IFRT < * DOUBLE/SINGLE * >
38          ; ALUJMP SRND,ZERO,BUSDF,DESDF,COO,LSHAD,CLEAR ; Q := 0 CON Q SHIFT (-1);
39          ; IF ZERO GOTO SINGLESTORE;
40          ; ALU A11,SHAU,ADDGA ; IFRT := (Q + ROUND) * 2;

```

```

10014 DPU
01
02 ; TEST CARRY
03 CC135 2776717772206221 ALUJMP STR3,NALUO,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRH;
04 CC136 7777717570061221 BUSALU DODF,BUSDF,OVRA,ACC,LOADA,INC.R ; IFRH := IFRH + CARRY;
05 CC137 7055317770026221 STR3: ALUJMP DRGT,OVRT,BUSDF,DESDF,ACC,NLOAD,PAS.A ; IF OVERFLOW GOTO DRGT;
06 CC140 7117317771026221 ALUJMP DLFT,NALU10,BUSDF,DESDF,BOO,NLOAD,PAS.A ; IF NOT_NORMALIZED GOTO DLFT;
07 CC141 0673317271020051 STR4: ALUJMP,DEOVF,ALU10,BUSDF,EXPO,BOO,NLOAD,ADD ; OUTEXPO := IEX * 2;
08 ; IF EXP_OVF GOTOE0VF;
09
10 ; SET TAILPART
11 CC142 7777717770106221 ALU ACC,LSHAD,PAS.A ; TAILPART := IFRH(36:39)
12 CC143 7777717770106221 ALU ACC,LSHAD,PAS.A ; CON IFRH(0:35);
13 CC144 7777717770106221 ALU ACC,LSHAD,PAS.A ; IFRH := IFRH SHIFT (-4);
14 CC145 7777717770106221 ALU ACC,LSHAD,PAS.A ;
15 CC146 7777717772305051 ALU A11,LSHAD,CLEAR ; TAILPART := 0 CON TAILPART SHIFT (-1);
16 CC147 7777517172236101 BUSALU READY,BUSDF,Y,C11,NLOAD,PAS.Q ; Y_OUT := Q;
17
18 ; SET HEADPART
19 CC150 7777717770160051 ALU ACC,SHAU,ADD ;
20 CC151 7777717770160051 ALU ACC,SHAU,ADD ; HEADPART := IFRH SHIFT 4;
21 CC152 3256117770035051 STRW: EXEC STRW,NSTART,READY,BUSDF,DESDF,MULDF,COO,NLOAD,CLEAR ; WAIT
22 CC153 7777717670035051 BUSALU DCDF,BUSDF,RESET,COO,NLOAD,CLEAR ; RESET
23 CC154 0033517170026221 EXEC NEXT,JMP,READY,BUSDF,Y,MULDF,ACC,NLOAD,PAS.A ; Y_OUT := HEADPART; GOTO NEXT;
24
25 ; STORE ZERO MARK
26 CC155 0270317270025051 STZMK: ALUJMP STRZ,ZERO,BUSDF,EXPO,ACC,NLOAD,CLEAR ; EXP_OUT := 0;
27 ; IF SINGLE STORE GOTO STRZ;
28 CC156 0033517173235221 STZM1: EXEC NEXT,JMP,READY,BUSDF,Y,MULDF,D11,NLOAD,NEG.A ; Y_OUT := -74;
29 ; GOTO NEXT

```

```

!OC15
01 CC0001 .LIST 1
02 CC0515 .LOC 515 ; MAP ADDRESS 157
03 ;
04 ;
05 ; SHORT LOAD (LOAD MULTIPLIKATOR)
06 SL: BUSALU DODF,FRAC,Y,COO,LOADA,LOADF ; LOAD MRF;
07 EXEC MA,JMP,READY,EXP,DESDF,MULDF,B22,SHAD,LOADI ; LOAD MRE
08 ;
09 ; MULTIPLY AND ADD/SUB MA FUNCTION 03
10 ;
11 ; INPUT FRAC(0:35),EXP(36:47) TIL REG AO, B0
12 ; MULTIPLICATOR FRAC(0:35),EXP(36:47) I REG CO, B2
13 ;
14 ; ZERO MULTIPLICATION MUST BE AVOIDED BY TEST IN GPU
15 ; PRODUCT AO CON A1 = CC * AO
16 ; EXP PRODUCT BO = BC + B2
17 ;
18 ; AO IS NORMALIZED
19 ; A1 IS PLACED LEFT
20 ;
21 ; EXPONENTS ARE HALF THE USUAL SIZE I.E. (0:12)
22 ;
23 CC161 3436107072270371 MA: EXEC MA,NSTART,READY,FRAC,X,MULDF,C11,LOADA,LOADF ; X := H1 := FRAC
24 CC162 7777713671120373 BUSALU DODF,EXP,RESET,B00,SHAD,LOADI ; IEX := EXP // 2
25 CC163 7777717735C60051 MA1: EXEC JMPDF,NJMP,DODF,BUSDF,DESDF,X4,B02,LOADA,ADD ; IEX:=IEX+MRE; MULT:=X4*Y;
26 CC164 0073315771466221 ALUJMP MEXC,ALU10,NACC,DESDF,B20,LOADA,PAS.A ; MRE:=IEX; MULT:=X3*Y; SUM:=MULT;
27 ;
28 ; IF EXP-OVERFLOW GOTO EXCEPTION
29 RTN: BUSALU DODF,ACC,DESDF,R21,LOADA,ISUB ; MRE:=MRE-AEX; SUM:=SUM+MULT;
30 EXEC JMPDF,NJMP,INM,INT,DESDF,X2,C33,SHAU,LOADE ; H3:=SUM(40:47)*2; MULT:=X2*Y;
31 BUSALU DODF,ACC,DESDF,A00,NLOAD,CLEAR ; SUM := SUM + MULT;
32 EXEC JMPDF,NJMP,INM,INT,DESDF,X1,C22,SHAU,LOADE ; H2:=SUM(40:47)*2; MULT:=X1*Y;
33 EXEC JMPDF,NJMP,DODF,ACC,DESDF,MULDF,C11,NLOAD,ADD ; MULT:=X0*Y; SUM:=SUM+MULT;
34 ;
35 ; TEST FRAC == -1 < *FLOATING NOTATION* > IF FRAC SHIFT 1 = 0 THEN GOTO NEGMR;
36 EXEC NEGMR,ZERO,INM,INT,DESDF,X1,C11,SHAU,LOADE ; H1:=SUM(40:47)*2; MULT:=X1*Y;
37 BUSALU INM,BUSDF,X,D00,NLOAD,PAS.A ; MULT := X0 * Y; X := 1B16;
38 BUSALU DODF,ACC,Y,C33,NLOAD,ADD ; SUM := SUM + MULT; Y := H3 * 2;
39 BUSALU INM,INT,DESDF,A11,SHAU,LOADI ; IFRT:= SUM(36:47)*2;
40 BUSALU INM,SUM,DESDF,A00,SHAU,LOADF ; IFRH(0:39) := SUM(1:39) * 2;
41 ;

```

```

10016 DPU
01 ; REARRANGING PRODUCT ;
02 ; A0 := A0(1:39) CON A1(3);
03 ; A1 := A1(4:10) CON H1(3:10) CON H2(3:10) CON H3(3:10);
04 ;
05 CC177 7777717154430051 EXEC JMPDF,NJMP,DODF,BUSDF,Y,X2,C22,NLOAD,ADD ; Y := H2*2; MULT := X2 * H3;
06 CC200 7777715152230051 EXEC JMPDF,NJMP,DODF,NACC,Y,X2,C11,NLOAD,ADD ; Y:=H1*2; MULT:=X2*H2; SUM:=MULT;
07 CC201 7777735152220051 EXEC JMPDF,NJMP,DODF,ACC,Y,X2,A11,NLOAD,ADD ; Y := IFRT*2; MULT := X2 * H1;
08 ; SUM := SUM + MULT;
09 CC202 7777735755766221 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X2,B32,SHAU,PAS.A ; MULT := X2*IFRT
10 ; SUM := SUM + MULT; DIA := 2 * MRE;
11 CC203 7777735777637777 MULT ACC,MULDF ; SUM := SUM + MULT;
12 CC204 7777715772360371 BUSALU DODF,SUM,DESDF,A11,SHAU,LOADF ; IFRT(0:33) := SUM(1:34);
13 CC205 7777717772366221 ALU A11,SHAU,PAS.A ; IFRT(0:32) := SUM(2:34);
14 CC206 7777717772360051 ALU A11,SHAU,ADD ; IFRT(0:30) := SUM(4:34);
15 CC207 4416717775406221 ALUJMP FAO,NALUO,BUSDF,DESDF,B22,LOADQ,PAS.A ; Q := MRE ; IF NO_CARY GOTO FAC;
16 CC210 7777717770061221 ALU A00,LOADA,INC.R ; IFRH := IFRH + 1;
17 CC211 4413717775406221 ALUJMP FAO,JMP,BUSDF,DESDF,B22,LOADQ,PAS.A ; Q := MRE; GOTO FAC;
18 ;
19 ; PRODUCT UNNORMALIZED : 1 < ABS(IFR) <= 2**(-2) , NEED ONE LSHIFT IN
20 ; 38.6 PCT OF ALL CASES
21 ;
22 ;
23 ; MULT BY FRAC = -1; DIA AND IEX HAS BEEN CALCULATED;
24 CC212 7777717770016221 NEGMR: ALU C00,LOADQ,PAS.A ; Q := MRF
25 CC213 7777717770066101 ALU A00,LOADA,PAS.G ; IFRH := MRF
26 CC214 401771777673260 IMID K2C48,DESDF,D33,LOADA,SUB.E ; CHANGE SIGN IN WRKMODUS
27 CC215 7777717772265051 ALU A11,LOADA,CLEAR ; IFRT := 0;
28 CC216 7777717773003051 FA00: ALU BC1,LOADQ,ISUB ; Q := IEX - AEX;
29 CC217 477031777766101 ALUJMP FA10C,ZERO,BUSDF,DESDF,B33,SHAU,PAS.0 ; DIA := Q*2; IF ZERO GOTO FA10C;

```

```

10017
01 ;
02 ; ALIGNMENT
03 ;
04 ; INPUT : IFR AOA1(0:71)
05 ; - AFR A2A3(0:71)
06 ;
07 CC220 4536717773230001 FA0: ALUJMP FA101,NALUO,BUSDF,DESDF,D11,NLOAD,ADDGA ; ALU := DIA + 74;
08 ; IF DIA >= 0 THEN GOTO FA101;
09 CC221 0032717772206221 ALUJMP NEXT,ALUO,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRT; IF NEG GOTO NEXT;
10 ;
11 ; AEX > IEX, BUT NOT MUCH
12 CC222 777771777620623 ALU B33,NLOAD,INC.A ; ALC := DIA + 1
13 CC223 4470717770106221 FA7: ALUJMP FA7,NCZERO,BUSDF,DESDF,A00,LSHAD,PAS.A ; SHIFT IFR RIGHT UNTIL ALC = 0
14 CC224 5013717776726221 FA102: ALUJMP FA105,JMP,BUSDF,DESDF,A33,SHAD,PAS.A ; GOTO FA105; AFRT:=AFRT/2;
15 ;
16 ; IEX >= AEX OR IEX >> AEX (DIA >= 0)
17 CC225 777771777626101 FA101: ALU B33,NLOAD,PAS.Q ; ALU := Q;
18 CC226 4770317771266221 ALUJMP FA100,ZERO,BUSDF,DESDF,B10,LOADA,PAS.A ; IF Q=0 GOTO FA100; AEX := IEX
19 CC227 7777717773235001 ALU D11,NLOAD,SUBAQ ; 74 - DIA (SYMMETRY IN ALIGNMENT)
20 CC230 4732717776606221 ALUJMP FA2,ALUO,BUSDF,DESDF,A33,LOADQ,PAS.A ; IF IEX >> AEX GOTO FA2 Q := AFRT;
21 ; IEX > AEX, BUT NOT MUCH
22 CC231 777771777665221 ALU B33,LOADA,NEG.A
23 CC232 777771777620623 ALU B33,NLOAD,INC.A ; ALC := - DIA + 1
24 CC233 4670717774506221 FA5: ALUJMP FA5,NCZERO,BUSDF,DESDF,A22,LSHAD,PAS.A ; SHIFT AFR RIGHT UNTIL ALC = 0
25 CC234 4773717776666101 ALUJMP FA100,JMP,BUSDF,DESDF,A33,LOADA,PAS.Q ; AFRT := Q GOTO +/- ADD
26 CC235 7777717776665051 FA2: ALU A33,LOADA,CLEAR ; AFR := 0
27 CC236 7773717774465051 ALUJMP FA100,JMP,BUSDF,DESDF,A22,LOADA,CLEAR ; - -

```

```

; ADD / SUB
; CLAIM : OVERFLOWA = 0 AND Q = AFRT
; INPUT FRACTIONS AFR (A2A3) AND IFR (AOA1) ARE ALLIGNED AND IN COMPACTED NOTATION
; WITH ONLY ONE SIGN.
; INPUT EXPONENT AEX (B1)
; OUTPUT FRACTION AFR (A2A3) = AFR +/- IFR IS NORMALIZED AND ROUNDED
; OUTPUT EXPONENT AEX (B1) IS ADJUSTED ACCORDINGLY
; SHIFT TAILPART ONE TO THE RIGHT
FA100: ALUJMP FA102,JMP,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFR; GOTO FA102;
FA105: ALUJMP FA110,NALUO,BUSDF,DESDF,B00,LSHAD,CLEAR ; IEX := 0;
; Q(0:39) := 0 CON Q(0:38);
IMID K2C48,DESDF,A33,LOADA,SUB.E ; AFRT(0) := 0;
; DECIDE + OR - ON MODUS, WHICH IS SHIFTED ONCE UNTIL NOW
; MODUS(1) = 0 GIVE ADD
; MODUS(1) = 1 GIVE SUB
FA110: ALU D33,SHAU,PAS.A ; WRKMODUS := WRKMODUS * 2;
ALUJMP FS,ALUO,BUSDF,DESDF,BCO,SHAD,INC.A ; IEX := 1B11 SHIFT (-1);
;
; ADD:
ALU A33,SHAU,ADDQA ; AFRT := (AFRT+IFRT) * 2;
JUMP FA111,ALUO ; IF CARRY THEN GOTO FA111;
ALUJMP FA112,JMP,BUSDF,OVRA,A20,LOADA,ADD ; AFRH := AFRH+IFRH; GOTO FA112;
FA111: BUSALU,DODF,BUSDF,OVRA,A20,LOADA,ADD1 ; AFRH := AFRH+IFRH+1;
;
; TEST OVERFLOW. IF OVERFLOW THEN GOTO SHIFT RIGHT AND INCREASE EXP;
FA112: ALUJMP FA116,OVR?,BUSDF,DESDF,A23,NLOAD,OR ; AFRH OR AFRT; IF OVR GOTO FA116;
FA113: ALUJMP ARZO,ZERO,BUSDF,DESDF,D33,SHAU,PAS.A ; WRKMODUS SHIFT 1;
; IF AFR = 0 GOTO SETZERO;
;
; DECIDE BLOCKFLOATING OR NOT ON MODUS, WHICH IS SHIFTED TWICE UNTIL NOW
; MODUS(2) = 0 GIVE NORMALIZATION
; MODUS(2) = 1 GIVE BLOCKFLOATING (I.E. GOTO FA118)
ALUJMP FA118,ALUO,BUSDF,DESDF,B11,NLOAD,PAS.A ; ALU := AEX;
ALU A22,NLOAD,PAS.A ; ALU := AFRH;

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15 CC237 4513717772206221
16 CC240 5056717771105051
17
18 CC241 4017717776663260
19
20
21
22
23 CC242 777771777776221
24 CC243 5532717771120623
25
26
27 CC244 7777717776760001
28 CC245 517271777637777
29 CC246 5213717570460051
30 CC247 7777717570461051
31
32
33 CC250 5635317776426051
34 CC251 143031777776221
35
36
37
38
39
40 CC252 5332717773226221
41 CC253 7777717774426221

```



```

10019
01 ;
02 ; IF NOT NORMALIZED THEN GOTO NORMALIZE ELSE
03 ; IF NOT_EXPOVERFLOW THEN GOTO NEXT ELSE GOTO ZZERO;
04 CC254 5377317773226221 ALUJMP FA114,NALU10,BUSDF,DESDF,B11,NLOAD,PAS.A ; ALU := AEX; TEST_NORMALIZED;
05 CC255 0037317773226221 FA118: ALUJMP NEXT,NALU10,BUSDF,DESDF,B11,NLOAD,PAS.A ; ALU:=AEX; TEST_EXPOVERFLOW
06 CC256 1453717773226221 ALUJMP ARZ,JMP,BUSDF,DESDF,B11,NLOAD,PAS.A ; GOTO ARZ; ALU := AEX;
07 ;
08 ; NORMALIZE
09 CC257 7777717776662221 FA114: ALU A33,LOADQ,PAS.A ; Q := AFRT;
10 CC260 7777717774546221 FA115: ALU A22,LSHAU,PAS.A ; AFRQ := AFRQ SHIFT 1
11 CC261 7777717774426221 ALU A22,NLOAD,PAS.A ; ALU := AFRH
12 CC262 5417317771263051 ALUJMP FA115,NALU10,BUSDF,DESDF,B10,LOADA,ISUB ; AEX := AEX - 1;
13 ; IF UNNORMALIZED GOTO FA115;
14 CC263 0037317776666101 FA117: ALUJMP NEXT,NALU10,BUSDF,DESDF,A33,LOADA,PAS.Q ; AFRT := Q;
15 ; IF NOT_EXPOVERFLOW GOTO NEXT
16 ;
17 ; TEST EXP OVf OR UNDERFLOW
18 CC264 1453717773226221 ALUJMP ARZ,JMP,BUSDF,DESDF,B11,NLOAD,PAS.A ; ALU := AEX;
19 ;
20 ; SUB:
21 CC265 7777717776765001 FS: ALU A33,SHAU,SUBAQ ; AFRT := (AFRT - Q) * 2;
22 CC266 561671777637777 JUMP FS1,NALU0 ; IF CARRY THEN GOTO FS1;
23 CC267 5213717570462051 ALUJMP FA112,JMP,BUSDF,OVRA,A20,LOADA,ISUB1 ; AFRH := AFPH-IFRH-1; GOTO FA112;
24 CC270 5213717570463051 FS1: ALUJMP FA112,JMP,BUSDF,OVRA,A20,LOADA,ISUB ; AFRH := AFRH-IFRH; GOTO FA112;
25 CC271 7777717776662221 FA116: ALU A33,LOADQ,PAS.A ; Q := AFRT;
26 CC272 7777717774506221 ALU A22,LSHAD,PAS.A ; AFRHQ := -,AFRH(0) CON AFRHQ SHIFT (-1)
27 CC273 5473717671260051 ALUJMP FA117,JMP,BUSDF,RESET,B10,LOADA,ADD ; AEX := AEX + 1; GOTO FA117;

```

10C20 DPU

```

;
; INV CONTINUED
; *****
04 CC274 5752755770160371 INV1: EXEC FD2,ALUO,INM,SUM,DESDF,MULDF,A00,SHAU,LOADF ; IFRH := SUM(1:39)*2;
05 ; IF NOCARRY THEN GOTO FD2;
06 ALU A00,LOADA,INC.R ; IFRH := IFRH + CARRY;
07 ;
08 ; THIRD PRODUCT : A2 = (2*A1) * M0; 0.5=2**(-20)< A2 <= 0.5;
09 FD2: MULT BUSDF,X4 ; MULT := X4*Y;
10 MULT NACC,MULDF ; MULT := X3*Y; SUM := MULT;
11 MULT ACC,X2 ; MULT := X2*Y; SUM := MULT + SUM;
12 MULT ACC,X1 ; MULT := X1*Y; SUM := MULT + SUM;
13 MULT ACC,MULDF ; MULT := X0*Y; SUM := MULT + SUM;
14 BUSALU DODF,ACC,X,A00,NLOAD,PAS.A ; SUM := MULT + SUM; X := B2;
15 BUSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := E.T.C.
16 BUSALU INM,BUSDF,DESDF,C12,NLOAD,ADD ;
17 EXEC FD3,ALUO,INM,SUM,DESDF,MULDF,A00,SHAU,LOADF ;
18 ALU A00,LOADA,INC.R ;
19 FD3: BUSALU DODF,BUSDF,Y,A01,NLOAD,SUB ; M1 := 1B0 - A2;
20 ;
21 ; M1 = 1 - A2; 0.5 <= M1 < 0.5+2**(-20)
22 ; FOURTH PRODUCT : B3 = B2 * M1; 1/8 < B3 < 1/4+2**(-12)+2**(-21)=-2**(-41)
23 EXEC JMPDF,NJMP,DODF,BUSDF,DESDF,X4,A11,LOADA,CLEAR ; MULT := X4*Y; IFRH := C;
24 MULT NACC,MULDF ; MULT := X3*Y; SUM := MULT;
25 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X2,B33,LOADA,CLEAR ; MULT:=X2*Y; SUM:=MULT+SUM; DIA:=0;
26 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X1,B33,LOADA,INC.A ; MULT:=X1*Y; SUM:=MULT+SUM; DIA:=2;
27 BUSALU DODF,ACC,DESDF,B03,LOADA,ADD ; MULT:=X0*Y; SUM:=MULT+SUM; IEX:=IEX+2;
28 BUSALU DODF,ACC,DESDF,B33,SHAD,PAS.A ; SUM := MULT + SUM; DIA := DIA/2;
29 BUSALU INM,SUM,DESDF,A00,SHAU,LOADF ; IFRH := SUM;
30 BUSALU INM,BUSDF,DESDF,C00,NLOAD,PAS.A ; TEST NEGATIVE DIVISOR;
31 EXEC CARRY,ALUO,INM,BUSDF,DESDF,MULDF,A00,LOADQ,ADD ; Q := 1/DIVISOR;
32 CC322 6513317770166101 SNRMO: ALUJMP SRNDO,ALU10,BUSDF,DESDF,A00,SHAU,PAS.Q ; IF NORMALIZED GOTO SHORTROUND;

```

```

10021 ;
01 ; NORMALIZE IFRH. ONLY ONE SHIFT IS NEEDED !!! AND WAS DONE IN LAST MICRO
02 ; ALUJMP,TBLFL,JMP,BUSDF,DESDF,B03,LOADA,ISUB ; IEX := IEX -1
03 CC323 65737177770C63051
04 ;
05 ; RESET MRF WHEN NO NORMALIZATIONSHIFTS
06 CC324 65737177770C66101 SRNDO: ALUJMP TBLFL,JMP,BUSDF,DESDF,A00,LOADA,PAS.0 ; IFRH := 0; GOTO BLFL;
07 ;
08 TBLF0: IMID K1,DESDF,B33,SHAD,LOADI ; DIA := 1;
09 CC326 40177177770C60372 IMID K2C48,DESDF,A00,LOADA,LOADI ; A00 := 180;
10 ;
11 ; TEST BLOCKFLOATING MODE
12 CC327 7777717777770051 TBLFL: ALU D33,SHAU,ADD ; ALU := MUDUS(2); WRKMODUS := WRKMODUS SHIFT 2;
13 CC330 72127177775416221 TBLF1: ALUJMP BLSTR,ALU0,BUSDF,DESDF,D22,LOADQ,PAS.A ; Q := BL_EXP;
14 ; IF BLOCKFL GOTO BLSTR;
15 ;
16 ; ROUND
17 CC331 0037717570060260 SRND: IMID,K36,OVRA,A00,LOADA,ADD.E ; IFRH := IFRH + 1B36;
18 CC332 1275317170026221 ALUJMP SHRT,OVRT,BUSDF,Y,A00,NLOAD,PAS.A ; Y := IFRH; IF OVERFLOW GOTO SHRT;
19 CC333 1237317771026221 ALUJMP SHLF,NALU10,BUSDF,DESDF,B00,NLOAD,PAS.A ; IF ALU0 = ALU1 GOTO SHLF;
20 CC334 0233317770025051 FDU0: ALUJMP,EOVF,ALU10 BUSDF,DESDF,A00,NLOAD,CLEAR ; IF EXPOOVERFLOW GOTO EOVF;
21 CC335 0033517271020051 EXEC NEXT,JMP,READY,BUSDF,EXPO,MULDF,B00,NLOAD,ADD ; EXPO_OUT := 2 * IEX;
22 ;
23 ; CARRY BY NEG DIVISOR
24 CC336 7777756774570377 CARRY: ELSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := E.T.C.
25 CC337 77777177774230051 ALU C12,NLOAD,ADD ; CARRY
26 CC340 16327177770C61221 ALUJMP NEGDR,ALU0,BUSDF,DESDF,A00,LOADA,INC.R ; IF NOCARRY GOTO NEGDR;
27 ; IFRH := IFRH + 1;
28 CC341 16337177770C00051 ALUJMP NEGDR,JMP,BUSDF,DESDF,A00,LOADQ,ADD ; Q := 1/DIVISOR; GOTO NEGDR;

```

10022 DPU

```

01 ; STR SUBROUTINE
02 ; ***
03 ; DOUBLE RIGHTSHIFT WHEN OVERFLOW IN IFRH
04 ; DRGT: ALU ACC,LSHAD,PAS.A ;
05 CC342 7777717770106221 ALUJMP STR4,JMP,BUSDF,RESET,B03,LOADA,ADD ; IEX := IEX + 1; GOTO STR4;
06 CC343 3033717677060051 ;
07 ;
08 ; DOUBLE LEFTSHIFT WHEN UNNORMALIZED
09 DLFT: ALU ACC,LSHAU,PAS.A ;
10 CC344 7777717770146221 ALUJMP STR4,JMP,BUSDF,DESDF,B03,LOADA,ISUB ; IEX := IEX -1; GOTO STR4;
11 CC345 3033717777063051 ;
12 ;
13 ; BLOCKFLOATING STR
14 ; *****
15 BLST1: ALU A02,LOADA,PAS.A ; IFRH := AFRH;
16 CC346 7777717774066221 ALU A13,LOADA,PAS.A ; IFRT := AFRT;
17 CC347 7777717776266221 BLSTR: ALU B22,LOADA,PAS.Q ; MRE := BL_EXP;
18 CC350 7777717775466101 ALU B02,NLOAD,ISUB ; ALU := IEX - BL_EXP;
19 CC351 7777717775023051 ALUJMP BLBIG,NALUO,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRT;
20 CC352 7716717772206221 ; IF EXP >= BL_EXP GOTO BLBIG
21 ;
22 ; BLOCKNORMALIZE (I.E. IEX := MRE)
23 BLNRM: ALU B03,LOADA,ADD ; REPEAT : IEX := IEX + 1;
24 CC353 7777717777060051 ALU B02,NLOAD,ISUB ; ALU := IEX - BL_EXP;
25 CC354 7777717775023051 ALUJMP BLNRM,NZERO,BUSDF,DESDF,A00,LSHAD,PAS.A ; SHIFTRIGHT AFRHQ; UNTIL IEX=BLEXP;
26 ;
27 ; ROUND
28 BLRND: IMID K36,OVRA,A00,LOADA,ADD.E ; IFRH := IFRH + 1836;
29 CC355 7274317770106221 ;
30 ; CLEAR LAST FOUR BITS
31 ALU A00,SHAD,PAS.A ;
32 CC356 0037717570060260 ALU A00,SHAD,PAS.A ; IFRH := IFRH SHIFT (-4);
33 CC357 7777717770126221 ALU A00,SHAD,PAS.A ;
34 CC360 7777717770126221 ALU A00,SHAD,PAS.A ;
35 CC361 7777717770126221 ALU A00,SHAD,PAS.A ;
36 CC362 7777717770126221 ALU A00,SHAD,PAS.A ;
37 CC363 7575317770160051 ALUJMP PLRH,OVR?,BUSDF,DESDF,A00,SHAU,ADD ;
38 CC364 0270317770160051 ALUJMP STRZ,ZERO,BUSDF,DESDF,A00,SHAU,ADD ; IF ZERO GOTO STRZ;
39 CC365 7777517170026221 BUSALU READY,BUSDF,Y,A00,NLOAD,PAS.A ; Y_OUT := IFRH;
40 CC366 0033517271020051 STR7: EXEC NEXT,JMP,READY,BUSDF,EXPO,MULDF,B00,NLOAD,ADD ; E_OUT:=IEX; GOTO NEXT;

```

```

!0023 PRU
01
02 ; BLOCKRIGHT
03 CC367 7777717770166221 BLRH: ALU ACC,SHAU,PAS.A ; IFRH := IFRH SHIFT 1;
04 CC370 0276717677C60051 ALUJMP STRZ,NALUO,BUSDF,RESET,B03,LOADA,ADD ; IEX := IEX + 1;
05 ; IF ALU(C) = 0 THEN GOTO STRZ;
06 CC371 7553517170C26221 EXEC STR7,JMP,READY,BUSDF,Y,MULDF,A00,NLOAD,PAS.A ; Y := IFRH; GOTO STR7;
07 ;
08 ; BLOCK EXP BIG
09 CC372 7777717770C26221 BLBGO: ALU A00,NLOAD,PAS.A ; ALU := IFRH;
10 CC373 7353317777C63051 ALUJMP BLRND,ALU10,BUSDF,DESDF,B03,LOADA,ISUB ; IEX := IEX - 1;
11 ; IF NORMALIZED GOTO BLRND;
12 CC374 7777717775C23051 BLBIG: ALU B02,NLOAD,ISUB ; ALU := IEX - BL-EXP;
13 CC375 7350317772235051 ALUJMP BLRND,ZERO,BUSDF,DESDF,C11,NLOAD,CLEAR ; IF IEX = BL-EXP GOTO BLRND;
14 CC376 7653717770146221 ALUJMP BLBGC,JMP,BUSDF,DESDF,A00,LSHAU,PAS.A ; SHIFTLT LEFT IFRHQ; GOTO BLBGO;
15 ;
16
17 FILL .4C0
18 CC0001 .LIST 1
19
20 .END
21
00CC SOURCE LINES IN ERROR

```

