

GEODÆTISK INSTITUTS INTERNE RAPPORT NR. 14
THE DANISH GEODETIC INSTITUTE
INTERNAL REPORT NO. 14

Appendix 2.

REFERENCE MANUAL
for
GPU

and

REFERENCE MANUAL
for
DPU

K. Engsager

1983

ISBN 87 7450-048-1

GEODÆTISK INSTITUTS INTERNE RAPPORT NR. 14
THE DANISH GEODETIC INSTITUTE
INTERNAL REPORT NO. 14

Appendix 2.

REFERENCE MANUAL
for
GPU
and

REFERENCE MANUAL
for
DPU

K. Engsager

1983

ISBN 87 7450-048-1

Contents

| | |
|--------------------------|-----|
| Reference Manual for GPU | 1 |
| Modifications | 1 |
| Instruction execution | 7 |
| Interrupt service | 24 |
| Reference Manual for DPU | 30 |
| References | 38 |
| Appendix 1 : | 41 |
| Listing of GPU program | 41 |
| Macrodefinitions | 42 |
| GPU microprogram | 71 |
| GPU address table | 187 |
| Appendix 2 : | 191 |
| Listing of DPU program | 191 |
| Flow diagrams | 192 |
| DPU macrodefinitions | 199 |
| DPU microprogram | 206 |



Reference Manual
for
GPU

K. Engsager
Geodætisk Institut
1983



REFERENCE MANUAL for GPU

General Processing Unit designed for double precision floating-point arithmetic after Wilkinson. The double precision orders are processed by the DPU (Double Processing Unit).

Basic model is the CPU811.

The instructions are extended and modified.

Modifications :

The GPU will turn off the MONITORMODE and ESCAPEMODE.

The GPU tests that the instructions are taken from an area limited by code_low and code_top given in the message to the GPU.

No registers are dumped in case of errors.

The following instructions are illegal :

| | |
|---------------------------------------|---------|
| illegal : di 29 data in | illegal |
| illegal : do 1 data out | illegal |
| illegal : gg 28 general get | illegal |
| illegal : gp 47 general put | illegal |
| illegal : jd 14 jump disable | illegal |
| illegal : je 15 jump enable | illegal |
| illegal : re 22 return from escape | illegal |
| illegal : ri 12 return from interrupt | illegal |

The following instructions are changed :

| | |
|---------------------------|---------|
| changed : jl 13 jump link | changed |
|---------------------------|---------|

The following instructions are new :

| | |
|--|-----|
| new : gpustop 0 | new |
| new : gpusqrt 1 | new |
| new : gpucmvs 29 vector sub (vector mult constant) | new |
| new : gpuadd 30 | new |
| new : gpusub 31 | new |
| new : gpucmva 47 vector add (vector mult constant) | new |
| new : gpumla 58 repetitive mult add | new |
| new : gpuarm 59 mult accumulator | new |
| new : gpuinv 60 invert | new |
| new : gputstr 61 store | new |
| new : gpured 62 autoreduction | new |
| new : gpuinit 63 | new |

The GPU can not be autoloaded.

The following procedures are changed or new :

```
procedure get address;
escapemode is always false.

procedure getdwd;
-----
begin
  getdouble1;
  getdouble2;
end;

procedure get instruction;
-----
comment instructions must be found between code_low and code_top,
      else is a jump made to codeviolation;
begin
  if addr(23)=1 then addr := addr-1;
  if code_low <= addr + base < code_top then
    begin
      aq := addr + base;
      goto ifetch;
    end
  else
    goto codeViolation;

  ifetch: instruction := word(aq);
  if buserror then goto test_bus;
  pic := aq(1:23);
  after ifetch:
    fetchedq := true;
end;

procedure normalize and round;
-----
comment only the unflow/overflow routine has been changed :
if exp(0:11) <> signextended expq(12) then
begin
  if expq > 0 then
    begin
      ex(22) := 1;
      if floating point exception active then
        goto floating point exception;
    end
  else
    dregw := 0.0; /* underflow */
end;

procedure set busexception;
-----
Does not exist.
```

```

procedure exit to program;
-----
Does not exist.

procedure next instruction;
-----
begin
  if interrupt flag then goto external interrupt;
  if fetchedq then fetchedq := false else
  begin
    pic := pic + 2;
    if code_low <= pic < code_top then
    begin
      instruction := word(pic);
      if buserror then goto testbus;
    end
    else goto code_violation;
  end;

  F := instruction(0:5);
  W := instruction(6:7);
  M := instruction(8:9);
  X := instruction(10:11);
  D := signextended instruction(12:23);

  aswitchq := after am con M;
  goto case aswitchq of
    ( direct, indirect, relative, relative indirect,
      amdirect, amindirect, amrelative, amrelative indirect);

  goto case F of
    ( gpustop, gpusqrt, bl, hl, la, lo, lx, wa,
      ws, am, wm, al, illop, jl, illop, illop,
      xl, bs, ba, bz, rl, sp, illop, rs,
      wd, rx, hs, xs, illop, gpucmvs, gpuadd, gpusub,
      ci, ac, ns, nd, as, ad, ls, ld,
      sh, sl, se, sn, so, sz, sx, gpucmva,
      fa, fs, fm, ks, fd, cf, dl, ds,
      aa, ss, gpumla, gpuarm, gpuinv, gpustr, gpured, gpuinit);

end;

procedure test interrupt;
comment interrupt during dpu working;
begin
  work2 := interrupt level;
  if work2 = 0 then goto power up;
  clear interrupt;
  if work2 >= 8 then
  begin
    wait 77 microsec; /* dpu must be finished */
    opq := work2;
    goto external interrupt;
  end;
end;

```

```
procedure wait dpu;
comment to finish operation;
begin
  WDPU:
    if interrupt flag then test interrupt;
    if dpu not ready then goto WDPU;
    q := dpu status(22:23);
    status := status + q;
    if q <> 0 and floating point exception active then
      goto floating point exception;
end;

procedure store opq;
comment opq is stored in word pointed by addr inside writelimits;
begin
  if lowlim <= addr + base < uplim then
    begin
      word(addr + base) := opq;
      if buserror then goto operand error;
    end
  else
    goto program exception;
end;

procedure store dopq;
comment store oplq con opq in words (addr-2) con addr;
begin
  if lowlim <= addr + base < uplim then
    begin
      word(addr + base) := opq;
      if bus_error then goto operand error;
      if lowlim <= addr + base - 2 then
        begin
          word(addr + base - 2) := opq;
          if buserror then goto operand error;
        end
      else
        begin
          addr := addr - 2;
          if addr < 8 then reg(addr) := oplq
          else goto program exception;
        end;
    end;
  else
    if 0 <= addr < 8 then
      begin
        reg(addr) := opq;
        addr := addr - 2;
        reg(addr) := oplq;
      end
    else
      goto program exception;
end;
```

```

procedure square root;
comment diagonal element in cholesky reduction;
begin
  opq := SP16 and 8.2000,0000; /* no clear, normalized store */
  gpu initl;
  /* gpu init returns to next microinstruction when called
   as procedure */
  regw := 6;
  gpu str; /* w2 con w3 := accumulator */
  /* gpu str returns to next micro when called as procedure */

  work4 := sign_extended(work4(12:23));
  work2 := sign_extended(w3(12:23)) - work4;
  /* exp loss */

  work3 := SP17 + 22; /* n0 */
  addr := work3 - 2; /* b4 */
  get word; /* status base */
  work5 :=
  addr := opq + w1 + w1; /* status addr */

  oplq := 1; /* normal dia result */
  if regw > 0 then
  begin
    opq := opq;
    store dopq;
    addr := work3 - 4; /* b6 */
    get word;
    if opq > work4 /* exp_lim > exp_loss */ then
    begin
      gpu sqrt;
      /* gpu sqrt returns to next microinstruction when called
       as procedure */
      regw := SP16 and 8.3000,0000; /* no clear */
      gpu initl;
      /* gpu init return to next micro when called as procedure */
      oplq := w2;
      opq := w3;
      regw := RTC; /* addr_A = store addr */
      gpu invl;
      /* gpu inv returns to next micro when called as procedure */
    end
    else
    begin
      oplq := 3; /* diaresult 3 : zero by exp_loss */
      dia exception;
    end;
  end
  else
  begin
    oplq := if result = 0 then 4 else 3;
    opq := 0; /* exp_loss */
    dia exception;
  end;
  work3 := SP17 - 4;
  goto BFIC1;
end;

```

```
procedure dpu error;
begin
  status := status + q; <* q = exceptionbits *>
  if floating point exception active then
    goto floating point exception;
end;
```

```
procedure dia exception;
begin
  addr := work5; <* status addr *>
  store dopq;
  oplq := 0;
  opq := 1 shift 11; <* 0.0 *>
  addr := RTC; <* addr_A = store addr *>
  store dopq;
end;
```

Instruction execution.

```

aa:   see (1).
ac:   do
ad:   do
a1:   do
am:   do
as:   do
cf:   do
ci:   do
di:   <* illegal *> goto illop;
dl:   see (1).
do:   <* illegal *> goto illop;
ds:   see (1).
ea:   do
el:   do
es:   do
fa:   do
fd:   do
fm:   do
fs:   do
gg:   <* illegal *> goto illop;
gp:   <* illegal *> goto illop;

gpuadd:
comment "double floating point add to accumulator"
-----
If addr = 0 then (the double floatingpoint dreg(w) con 0.0) else
(the double floatingpoint dreg(w) con dreg(w+addr)) is added to
the DPU accumulator AR by the sign given in MODUS (see gpuinit).
If MODUS(1) = 0 then positive sign else negative sign.
Numeric code :      30;
begin
  work3 := 0;
  gpu_add2:
  if addr = 0 then
    begin
      opq  := 0;
      oplq := 0;
    end
  else
    begin
      addr := addr + regw;
      getdwd;
      opq(12:23) := work3(12:23);
    end;
    start dpull;
    addr := regw;
    add2:
    getdw;
    start dpu;
    ex(22:23) := 0;
    wait dpu;
    goto next instruction;
end;

```

```

gpuarm:
comment "set accumulator equal to
          accumulator multiplied by floating point"
-----
The floating point dreg(addr) is multiplied by the DPU accumulator
and the result is placed in the DPU accumulator.
Numeric code :      59;
begin
  getdwd;
  start dpuarm;
  ex(22:23) := 0;
  wait dpu;
  got next instruction;
end;

gpucmva:
comment "constant mult vector add vector and store in last vector"
-----
The contant given by the effective address is multiplied by the
doubleword pointed by regpre and added to the doubleword pointed
by regw. The doubleword result is stored in the doubleword pointed
by regw. regpre and regw is increased by four. The register w0
gives the number of repetitions.
Numeric code :      47;
begin
  CAUSE := 0;
  ILIM  := 8.4000_4000; <* clear AR, blexp = -2048 *>
  goto cmv;
end;

gpucmvb:
comment "constant mult vector subtract from vector
          and store in last vector"
-----
The constant given by the effective address is multiplied by
the doubleword pointed by regpre and subtracted from the double-
word pointed by regw. The doubleword result is stored in the
address given by regw. regpre and regw is increased by four.
The register w0 gives the number of repetitions.
Numeric code :      31;
begin
  CAUSE := 8.0000_7777; <* minus *>
  ILIM  := 8.6000_4000; <* clear AR, sub, bockexp = -2048 *>

cmv:
status(22:23) := 0;
work3           := 3;
if w0 > 0 then
begin
  get dwd;
  if oplq <> 0 and opq <> (1 shift 11) then
  begin
    SP16 := oplq;
    SP17 := opq;
  end;
end;

```

```
while w0 > 0 do
begin

    addr := reg_pre;
    get dwd;
    if oplq <> 0 and opq <> (1 shift 11) then
    begin
        q := oplq;
        oplq := ILIM;
        gpu_init1;
        /* gpu modulusl will return in next microstep when
           called as procedure */
        start dpusl;
        addr := reg_w;
        start dpu; /* whith c */
        /* (q,opq) * (SP16,SP17) */

        get dwd;
        W3:
        if interrupt flag then test_interrupt;
        if dpu_not_ready then goto W3;
        if dpu_status(22:23) <> 0 then dpu_error;

        if oplq <> 0 and opq <> (1 shift 11) then
        begin
            start dpull; /* 0, CAUSE */
            addr := reg_w;
            add2;
            /* gpu add2 returns to next microstep when called
               as procedure */
        end;

        start dpustr; /* single */
        gpu inv3;
        /* gpu inv3 returns to next microstep when called
           as procedure */ .

    end /* multiplicand = 0.0 */;

    reg_w := reg_w + 4;
    reg_pre := reg_pre + 4;
    w0 := w0 - 1;

end /* v0 > 0 */;
```

```

gpuinit:
comment "store register in DPU register MODUS"
-----
The word pointed by the effective address is loaded into the DPU
register MODUS. The first 12 bits is handled as modusbits and the
last 12 bits as block_exponent used in block_floatingmode.
    bits      used in          function
    b(0)    gpuinit        0 : none        1 : AR := 0.0
    b(1)    gmuadd         )     add           sub
    b(1)    gpumla         ( 0 : add        1 : sub
    b(1)    gpusub         )     sub           add
    b(2)    gmuadd         )
    b(2)    gpumla         ( 0 : normalize AR 1 : not normalize AR
    b(2)    gpusub         )
    b(2)    gmuinv         )( 0 : normalized rounded result
    b(2)    gpustr *       )( 1 : blockfloated rounded result

*) w(2) = 1 has no effect in single store, i.e. normalized rounded
   result

```

blockfloated means that the mantissa is shifted to the right or to
the left until the mantissa is normalized or the exponent is equal
to the block_exponent.

```

Numeric code : 63;
begin
  get_word;
  gpuinit1:
  opq := opq(0:11) con (1 shift 7);
  opq := opq(12:23);
  start dpuinit;
  W7:
  if interruptflag then testinterrupt;
  if dpu not ready then goto W7;
  goto next instruction;
end;

```

```

gpuinv:
comment "invert floatingpoint and store".
-----
The floating point pointed by the effective address is inverted
and the result is stored in the doubleword pointed by register w.
Numeric code : 60;
begin
  getdwd;
  if -, mormalized then
    begin
      work5 := reg_w;
      work2 := sign_ext(opq(12:23));
      opq(12:23) := 0;
      normalize and round;
      opq := reg_w;
      oplq := reg_pre;
      if zero then
        begin
          q := 2;
          status(22:23) := 0;
          dpu_error;
          oplq := 0;
          opq := 4096; <* 0.0 *>
          goto z_str_2;
        end;
      end;
    end;

  begin
    gpu_inv_1:
    start dpuinv;
    gpu_inv_2:
    addr := regw;
    gpu_inv_3:
    ex(22:23) := 0;
    W4:
    if interrupt flag then testinerrrupt;
    if dpu not ready then goto W4;
    oplq := dpuresult0
    opq := dpuresult1
    store dopq;
    if dpu_ex(22:23) <> 0 then
      begin
        ex(22:23) := dpu_ex(22:23);
        if floating point exception active then
          goto floatingpointexception;
      end;
    end;
    goto next instruction;
  end;
end;

```

```

gpumla:
-----
comment "repetitive mult and add to accumulator".
The two floating point numbers addressed by w and wpre is multiplied and added to the accumulator with the sign given in modus(1). then the addresses are increased by 4. The repetition count in w0 is then decreased and if nonzero the procedure is repeated.
NB : At return one address is equal to the divisor_addr during
-- cholesky-reduction of a matrix.
Numeric code : 58;

if w0 > 0 then
begin
  gpu_mla_1:
  ex(22:23) := 0;

  while w0 > 0 do
  begin
    addr := regw;
    getdwd;
    if op1q <> 0 and opq <> (1 shift 11) <* 0.0 *> then
    begin
      work4 := op1q;
      work5 := opq;
      addr := regpre;
      getdwd;
      if op1q <> 0 and opq <> (1 shift 11) <* 0.0 *> then
      begin
        W1:
        if interrupt flag then test_interrupt;
        if dpu not ready then goto W1;
        if dpu_status(22:23) <> 0 then
          dpu_error;
        start dpusl;
        reg_pre := reg_pre + 4;
        reg_w := reg_w + 4;
        i/o_addr := 0;
        start dpu; <* with work4, work5 *>
        go_to mla_c1;
      end;
    end;
    regpre := regpre + 4;
    regw := regw + 4;
    mla_c1:
    w0 := w0 - 1;
  end w0 > 0 loop;

  wait dpu;
  goto next instruction;
end;

```

```

gpured:
-----
comment "cholesky-reduction of a datamatic block of columns in
blockfloating mode".
The instruction must use w3 as regw and w1 as regx and the address
must point to address c5 in the working area :
    gpured w3 xl c5.
w1 need not be zero as it is subtracted from the address.
working area :
b0 = base of working area ; CAT_I1U + nlu_base
c4 = b0 + 2 : AUTORED
c3 = b0 + 4 : LR = last_reduced column
b7 = b0 + 6 : (R_max + 1) Helmert block_red_limit.
n2 = b0 + 8 : SZU = Saved Zeroes in Unreduced coulmb
c1 = b0 + 10 : CAT_SZR + nlr_base, base of SAVED Zeroes Reduced..
c0 = b0 + 12 : CAT_I1R + nlr_base, index of first nonzero element
               in reduced column.
n11 = b0 + 14 : 4 * (R_MAX + 1) = 2 * word(b7)
b5 = b0 + 16 : tail_displacement.
c5 = b0 + 18 : accu_mode -> addsign
c6 = b0 + 20 : block_exp_r + nlr_base, base of catalog on exponents
               of reduced columns to be subtracted from the expo-
               nent of the element under reduction to make it a
               block_floating number.
n13 = b0 + 22 : block_exp_u , to be subtracted from the exponent
               of the element under reduction.
b8 = b0 + 24 : block_exp_u + nlu_base, base of catalog on exponents
               of unreduced column to be e.t.c.
b6 = b0 + 26 : exp_lim, max acceptable loss of binals.
b4 = b0 + 28 : status + nlu_base, base of catalog of statusarea of
               unreduced elements.
n0 = b0 + 30 : U, index of unreduced column.
b1 = b0 + 32 : cat_szu + nlu_base, base of catalog of saved zeroes
               of unreduced columns.
c2 = b0 + 34 : FR, first index of reduced column in datamatic block
b3 = b0 + 36 : LU, last index of unreduced column in datamatic block
b2 = b0 + 38 : FU, first index of unreduced column in ...

```

Numeric code : 62;

```
begin
    q      := addr - regx;
    w0     := 0;
    reg_x := 1;
    reg_pre := 2;
    reg_w  := 3;
    if w1 <> 1 then goto illop;
    if w3 <> 3 then goto illop;

    addr := q;
    get word;
    work4 := 8.1000,0000 and oplq; /*bl_f1_bit */
    work5 := oplq(12:23, 0:11);
    work3 := (8.2000,0000 and work5 /* sign_bit */) or work4;
    oplq := 8.0000,7777 and oplq;
    store opq;
    oplq := 8.4000,0000 or work3;
    work4 := work4(12:23, 0:11);
    SP16 := work4 or oplq;
    addr := addr - 12; /* b7 */
    SP17 := addr + 2;
    get word;
    opq := opq + opq;
    work5 := addr - 2; /* c3 */
    addr := q - 4; /* n11 */
    store opq;
    work4 := addr + 20; /* c2 */
    addr := work4 + 4; /* b2 */
    get word;
    addr := work4 - 4; /* n0 */
```

```
NEXT COL:
  store opq;
  work3 := opq;
  addr := work5 - 2; /* c4 */
  get word;
  if opq <> 0 then
    begin /* AUTORED */
      addr := work5; /* c3 */
      opq := work3; /* U */
      store opq;
    end;

  addr := work5 - 4; /* b0 */
  get word;
  addr := opq + work3; /* addr I1U */
  get word;
  CAUSE := opq; /* I1U */

  addr := work4 - 2; /* b1 */
  get word;
  addr := opq + work3; /* addr SZU */
  get word;
  work2 := opq + opq;

  addr := work5 + 2; /* b7 */
  get word;
  if work2 <= opq then
    begin /* SZU*2 <= RMAX+1 */
      addr := SP17; /* N2 */
      opq := work2; /* SZU */
      store opq;

      if (8.0000,7777 and SP16 <> 0) then
        begin
          work5 := addr:= work5 + 20; /* b8 */
          get word;
          addr := opq + work3; /* addr EXP_U */
          get word;
          addr := work5 - 2; /* n13 */
          store opq;
        end;
    end;

  addr := work4; /* c2 */
  get word;
  regx := opq; /* FR */
  work3 := SP17; /* n2 */
```

```

NEXT REDUCED:
get word;
if regx >= opq - 1 then
begin <* R >= SZU - 1 *>
  work5 := opq; <* SZU *>

  addr := addr + 4; <* c0 *>
  get word;
  addr := opq + regx; <* addr I1R *>
  get word;
  regpre := opq; <* I1R *>

  addr := work3 + 2; <* c1 *>
  get word;
  addr := opq + regx; <* addr SZR *>
  get word;
  opq := opq + opq; <* 2 * SZR *>

  if opq < work5 then
    opq := work5 <* SZR := SZU *>;
```

```

work2 := opq;
addr := work3 - 2; <* b7 *>
get word;
if work2 < opq then
begin <* SZR < (RMAX+1) *>

  work2 := work2 + work2; <* 2*SZR *>
  regpre := regpre + work2; <* addr_B *>
  work5 := regx + regx; <* 2 * R *>
  RTC := CAUSE + work5; <* accu_addr_A *>
  work4 := CAUSE + work2; <* addr_A *>

  addr := addr + 8; <* n11 *>
  get word;
  if work5 >= (RMAX+1)*4 then
    begin
      work5 := work0; <* (RMAX+1)*4 *>
      ILIM := 0; <* full_red := false *>
    end
  else
    ILIM := -1; <* full_red := true *>

  work5 := work5 - work2; <* MAX_R - SZR *>
  if work5 < 0 then work5 := 0;
  work5 := work5 shift (-2); <* repetition_count *>

  opq := 8.7777,0000 and SP16; <* MODUS *>
  gmuinit1; <* when called as a procedure gmuinit returns to
              the next microprogramstep in stead of next instr *>
  regw := work4; <* addr_A *>
  w0 := work5; <* repetition_count *>
  gpumla1; <* when called as a procedure gpumla returns to the
              next microprogramstep in stead of next instruction *>
  comment at return is w2 = wpre equal to divisor_addr;
```

```

reg_w :=
w0 := w2 - reg_w; /* if DIA then 0 else <> 0 */

work2 :=
addr := work4 + 12; /* c6 */

if (8.0000,7777 and SP16) <> 0 then
begin
  get word;
  addr := opq + regx; /* addr EXP_R */
  get word;
  work3 := opq; /* EXP_R */
  addr := work2 + 2; /* n13 */
  get word;
  work3 := work3 + opq; /* EXP_R + EXP_U */
end
else work3 := 0;

addr := work2 - 2; /* c5 */
get word;
work4 := opq; /* add_sign */
addr := addr - 2; /* b5 */
get word;
work5 := opq; /* tail_disp */
addr := RTC + opq; /* tail_addr_A */
get dwd;
work2 := signextended(opq(12:23));
if work2 <= -2048 or work2 - work3 <= -2048 then
  work2 := -2048
else
begin
  work2 := work2 - work3;
  opq := opq(0:11) + work4; /* tail, addsign */
  start dpull;
  addr := RTC; /* head_addr_A */
  get dwd;
  work4 := sign_extend(opq(12:23)) - work3; /* block exp */
  opq := opq(0:11) con work2(12:23);
  gputadd entrypoint gputadd2;
  /* gputadd returns to next microstep when called as procedure in stead of going to next instruction */
end;
regw := RTC; /* head_addr_A */

```

```

if ILIM = 0 then
begin <* full_red = false *>
  opq := 0;
  gpu_init_1;
  addr := work5; <* tail_disp_A *>
  gpu str double;
  <* gpu str returns to next microstep when
     called as procedure *>
end
else
<* full_red = true *>
if w0 = 0 then squareroot
else
begin
  addr := regpre; <* div_addr *>
  gpu arm;
  <* gpu arm returns to next microstep when
     called as procedure *>
  addr := 0;
  gpu str;
  <* gpustr returns to next microstep when called
     as procedure *>
end;
work3 := SP17; <* n2 *>

end SZR < (RMAX+1);

end R > SZU - 1;

regx := regx + 2; <* R := R + 2 *>
addr := work3 - 4; <* c3 *>
get word;
if regx <= opq <* R <= LR *> then goto NEXT REDUCED;

work5 := addr;
work4 := work3 + 26; <* c2 *>
end SZU <= (RMAX+1);

addr := work4 + 2; <* b3 *>
get word;
q := opq;
addr := work4 - 4; <* n0 *>
get word;
opq := opq + 2; <* u := u + 2 *>
if opq <= q <* U <= LU *> then goto NEXT COL;

goto next instruction;
end;

```

```

gpusqrt:
comment "wpre,w := sqrt( dwd(addr) )."
-----  

The squareroot of the doubleword pointed by the effective  

address is taken and the result is stored in wpre,w.  

Numeric code: 1;  

begin
procedure sqrt_exception;
begin
sqrt_exc :
reg_pre := oplq;
reg_w := opq
status := overflow;
if floating point exception active then goto
floating point exception;
end;
end;

get_dwd;
if -, norm then
begin
prepare for normalization;
normalize and round;
SQRT2:
opq := w;
oplq := w_pre;
if -, norm then goto sqrt_ud;
end;

SQRT1:
if neg then sqrt_exception;
work5 := opq;
work4 := oplq;

if work5(23) = 1 then oplq := oplq // 2;
oplq := work0 shift (-2);
addr := oplq; /* save radicand */
regpre := oplq; /* radicand */

/* linear appr. of sqrt(regpre con reg) as long */
oplq := 1 949 686 + addr + addr;

CAUSE := oplq; /* iterand */
wd entrypoint at wdbf after get word;
/* wd returns to next micro when called as procedure */
/* regw := regpre // work0 */
reg_w := (reg_w + CAUSE) // 2;
CAUSE :=
oplq := w0; /* itterand */

```

```

regpre := addr; /* radicand */
wd entrypoint at wdbf after get word;
/* wd returns to next micro when called as procedure */
/* regw := regpre // opq */
reg_w := reg_w + CAUSE;
if overflow then reg_w := reg_w // 2;

oplq := reg_w;
regpre := work4;
regw := work5; /* real radicand */
work2 := (sign_extended(work5(12:23) + 1) shift (-1));
addr :=
opq := work2(12:23); /* iterand */
CAUSE := oplq;

fd entrypoint after getdouble2;
/* fd return to next micro when called as a procedure */
/* regpre con regw := regpre con regw / oplq con opq */

oplq := CAUSE;
opq := addr; /* iterand */
fa entrypoint after getdouble2;
/* fa return to next micro when called as procedure */
/* regpre con regw := regpre con regw + oplq con opq */

work2 := sign_extended(regw(12:23)) - 1;
reg_w(12:23) := work2(12:23);

end;

gpustop:
comment "stop instruction".
-----
the instruction stops the execution of code and returns a
normal answer to the sender.
Numeric code: 0;
begin
  work4 := 0;
  work5 := C_TOP - C_LOW + 2;
  send answer;
end;

```

```

gpustr:
comment "store accumulator".
-----
If addr = 0 then the accumulator is stored in addr regw (single
precision) possibly in blockfloating mode decided by MODUS(2)
see gpu init.
If addr <> 0 then the accumulator is stored in the addresses regw
and (regw+addr) in double floating point mode.
The accumulator is unchanged.
Numeric code: 61;
begin
  if addr = 0 then
    begin
      gpu_str_single:
      oplq := opq := 0;
      goto gpu_inv_2;
    end;
  gpu_str_double:
  oplq := 0;
  opq := 1 shift 16; /* double round constant */
  start_dpustr;
  addr := addr + regw;
  work5 := regw;
  opq := 8.77770000; /* mask */
  work4 := 35;
  q := 3;
  W6:
  if interrupt flag then test interrupt;
  if dpu not ready then goto W6;
  work3 := dpurestult1;
  q := dpustatus and q; /* exceptionbits */
  if q <> 0 then
    begin
      dpu_error;
      goto z_str;
    end;
  oplq := dpurestult0;
  if oplq < 0 then goto z_str;
  start_dpu
  opq := opq and work3; /* frac(24:35) */
  work3 := signextended(work3(12:23)) - 35; /* exp */
  if /* exp */ work3 >= -2048 then
    begin
      opq := opq + work3(12:23); /* frac(24:25) con tail_exp */
      store dopq;
      addr := work5; /* addr_head */
      oplq := dpurestult0;
      opq := dpurestult1;
      store dopq;
    end
  else

```

```

<* else if exp < -2048 then *>
begin
    z_str:
    oplq := 0;
    z_str_1:
    opq := 1 shift 11; <* 0.0 *>
    store dopq;
    addr := work5; <* addr head *>
    z_str_2:
    store dopq;
end;
goto next instruction;
end;

gpusub:
comment "subtract double floating point from accumulator".
-----
If addr = 0 then (the double floating point dwd(regw) con 0.0)
else (the double floating point dwd(regw) con dwd(regw+addr))
is subtracted from the DPU accumulator AR by the sign given
in MODUS (see gpu_init). If MODUS(0) = 0 then positive else
negative sign.
Numeric code: 31;
begin
    work3 := 8.0000,7777;
    goto gpu_add2;
end;

h1: see (1).
hs: do
jd: <* illegal *> goto illop;
je: <* illegal *> goto illop;

j1:
comment "jump with link in register".
-----
Transfers control to the instruction pointed by the effective
address. If the W-field is non-zero the link, i.e. the logical
address of the next instruction is assign to the specified re-
gister. References outside codelow and codetop leads to program
exception!
Numeric code: 13;
begin
    getinstruction;
    if W <> 0 then regw := ic;
    ic := addr;
    if code_low <= ic + base < code_top then goto next instruction
    else goto codeViolation;
end;

```

```
ks:  
comment "key store"  
-----  
        used in codedebugging.  
        see GPU users manual : gpu_exec.  
Numeric code:    51;  
comment NO OP;  
goto next instruction;  
  
la:   see (1).  
ld:   do  
lo:   do  
ls:   do  
lx:   do  
nd:   do  
ns:   do  
re:   <* illegal *> goto illop;  
ri:   <* illegal *> goto illop;  
rl:   see (1).  
rs:   do  
rx:   do  
se:   do  
sh:   do  
sl:   do  
sn:   do  
so:   do  
sp:   do  
ss:   do  
sx:   do  
sz:   do  
wa:   do  
wd:   do  
wm:   do  
ws:   do  
x1:   do  
xs:   do  
z1:   do
```

Interrupt service, message answer routine and exception routines.

POWER UP will reset the internal registers and clear all interrupts. whereupon the gpu waits on interrupts in the idle loop.

In the IDLE LOOP the GPU will respond on interrupts :

| | |
|----------------------------|--------------|
| power up | level 1 |
| input from technical panel | level 2 |
| single instruction | level 3 |
| external interrupts | level 8 - 15 |

The gpu has devicenumber (interruptlevel - 7) * 4.

The address of controller table is

```
ct = core(8) + devicenumber * 8;
```

The format of controller table is :

| | |
|----------|---|
| ct + 0 : | channel program address : ch |
| ct + 2 : | standard status area address : st |
| ct + 4 : | interrupt destination (host cpu devicenumber) |
| ct + 6 : | interrupt level (host) |

The format of channel program is :

| | |
|----------|-------------------|
| ch + 0 : | operation |
| ch + 2 : | message area base |
| ch + 4 : | not used |

| | |
|----------|-------------------|
| ch + 6 : | operation = stop |
| ch + 8 : | not used |
| ch + 10: | timer in 0.1 msec |

The format of message is :

| | |
|-------------|---|
| mess + 0 : | next buffer |
| mess + 2 : | previous buffer |
| mess + 4 : | receiver or answer type |
| mess + 6 : | sender |
| mess + 8 : | (address_code shift 12) + operation shift 8 |
| mess + 10 : | first code (see below) |
| mess + 12 : | last code |

operation = 0 shift 8 : start gpu
 operation = 1 shift 8 : stop gpu

first code is also called code_low.
 last code is also called code_top.

code execution starts in word (first code + 4).
 ++++++ ++++++ ++++++ ++++++ ++++++ ++++++

The following parts of the processdescription is used :

```
pr_descr + 88 : status
pr_descr + 96 : cpa
pr_descr + 98 : base
pr_descr + 100 : lower write limit
pr_descr + 102 : upper write limit
```

The status will at return contain :

```
st + 0 : ch + (if status ok then 12 else 0)
st + 2 : bytes count
st + 4 : chars count
st + 6 : status;
```

The status bits are :

```
1 < 14 : code address fault <* pic < code_low or code_high < pic
          or code_low < llim or ulim < code_high *>
1 < 15 : integer underflow *)
1 < 16 : integer overflow *)
1 < 17 : floating point underflow **)
1 < 18 : floating point overflow *)
1 < 19 : read/write address fault
1 < 20 : bus error
1 < 21 : time out
1 < 22 : illegal instruction
```

*) controlled by the statusbits of the senders process.
e.g. integer underflow is only active when the senders
process has set the status : integer exception active.

**) in case of floating point underflow the result is set
to floating point zero and no exception is set up.

++++++

```
external interrupt:  
comment interruptlevel 8 - 15;  
begin  
    opq := ((opq - 8) shift 2 + 4) shift 3;  
    work1 := word(8) + opq;  
    if buserror then goto system fault;  
    CT_ADDR := work1;  
    opq := word(work1);  
    if buserror then goto system fault;  
    q := word(q+2);  
    work4 := 8.7777 7776;  
    if buserror then goto system fault;  
    work5 := word(opq) and 8.0000_7400;  
    if buserror then goto system fault;  
    if work5 = 0 then goto stop;  
  
    addr := q + 10;  
    IC := word(addr) and work4;  
    if buserror then goto system fault;  
  
    pic := word(addr+2) and work4; /* last_code */  
    if buserror then goto system fault;  
    addr := word(addr-4); /* pr_descr */  
    if buserror then goto system fault;  
  
    addr := addr + 96;  
    cpa := word(addr);  
    if buserror then goto system fault;  
    addr := addr + 2;  
    base := word(addr);  
    if buserror then goto system fault;  
    addr := addr + 2;  
    llim := word(addr);  
    if buserror then goto system fault;  
    addr := addr + 2;  
    ulim := word(addr);  
    if buserror then goto system fault;  
    addr := addr - 14;  
    cpu_status :=  
    status := word(addr);  
    if buserror then goto system fault;  
    cpustatus := status := status and 8.0300_0000;  
    /* take integer and floating point exception active bits */  
    pic := pic + base;  
    code_top := pic;  
    code_low := IC + base;  
    if code_top > ulim or code_low < llim then goto code violation;  
    ic := ic + 4;  
    pic := pic + 4;  
    get instruction;  
    goto next instruction;  
end;
```

```
stop:
    status := 8.1000_0000;
send1:
    work5 := pic - code_low;

send answer:
comment set the result and cause in message. set the result and
cause in status area and goto idle loop;
begin
    comment set status and goto idle;
    q := CT_ADDR;
    opq := word(q);
    if bus_error then system fault;
    q := q + 2;
    addr := word(q) + 2; /* status addr + 2 */
    if buserror then goto system fault;
    word(addr) := work5; /* bytes count */
    if buserror then goto system fault;
    work3 := work5;
    word(addr+4) := work4; /* status */
    if buserror then goto system fault;
    work3 := work3 // 2;
    word(addr+2) := work3 + work5; /* chars count */
    if buserror then system fault;
    word(addr-2) := opq + 12;
    if buserror then system fault;
    data_out := word(q+4);
    if buserror then goto system fault;
    data_in := word(q+2); /* CT + 4 : CPU_ADDR */
    if buserror then goto system fault;
    word(data_in) := data_out; /* interrupt cpu */
    if buserror then goto system fault;
    clear code_limits;
    goto idle_loop;
end;
```

```
floating point exception:  
comment set result and cause;  
begin  
    work4 := 8.0040_0000;  
    f1_exc_1:  
        if overflow then work4 := work4 * 2;  
        goto send1;  
end;  
  
integer exception:  
begin  
    work4 := 8.0010_0000;  
    goto f1_exc_1;  
end;  
  
operand error:  
comment buserror. set status;  
begin  
    status := status and 8.77770010;  
    if busparity then status := status + 8.00000004;  
    if busnack then status := status + 8.00000001;  
    if bustimeout then status := status + 8.00000002;  
    work4 := 8.0400_0000;  
    goto send1;  
end;  
  
program exception:  
comment write limit violation;  
begin  
    work4 := 8.0200_0000;  
    goto send1;  
end;  
  
code violation:  
begin  
    work4 := 8.0004_0000;  
    goto send1;  
end;  
  
illop:  
comment illegal operation. word(ic) is given in cause;  
begin  
    work4 := 8.2000_0000;  
    if buserror then goto system fault;  
    goto send1;  
end;  
  
system fault:  
goto idle;
```

Reference Manual

for

DPU

K. Engsager

Geodætisk Institut

1983

Basic Hardware.

The FPU 801 unit from RC COMPUTER A/S is used as basic hardware.
Se 1, 2, 3.

Modifications.

Some few modifications has been made to facilitate the microprogram of doublefloatingpoint precision.

I) Bit 35 of the microinstruction is used as an addressbit in connection with the usual bits 27:31 for addressing the 16 ALU-registers. The addressing is done in 4 groups of each 4 registers. Bit 35 con bit 29 give the groupnumber (0:3). Bit 30:31 give the index 0:3 of RAMA register in the named group. Bit 27:28 give the index 0:3 of RAMB register in the named group. Se table 1.

II) The functionfield has no decrementcontrol (originally bit 35).

III) The functionfield has a changed workingarea as follows :
 bit 35 work on alu0 (bit 0:4)
 bit 46 work on alu 3-9 (bit 12:39)

Se table 2 and 3.

IV) Bit 40 of the sumregister in the 8 * 40 multiplier is not connected to the carrybit of the RAM-shifter when moving the bits 0:39 to the sourcebus. The hardware is used to take the carry in long shifts.

Table 1

| REG no | Assembler name | bitno 35 29 | Reference name | Register used bits | group |
|-----------|-------------------|----------------|--------------------------------------|-----------------------|-------|
| 0 | A0 | 0 0 | IFRH)_(IFR : intermediate fraction | 0 : 39 | A |
| 1 | A1 | 0 0 | IFRT)_(AFR : accumulator fraction | 0 : 39 | A |
| 2 | A2 | 0 0 | AFRH)_(AFR : accumulator | 0 : 39 | A |
| 3 | A3 | 0 0 | AFRT)_(fraction | 0 : 39 | A |
| 4 | B0 | 0 1 | IEX intermediate exponent | 0 : 12 | B |
| 5 | B1 | 0 1 | AEX accumulator exponent | 0 : 12 | B |
| 6 | B2 | 0 1 | MRE multiplicatorexponent | 0 : 12 | B |
| 7 | B3 | 0 1 | DIA (= IEX - AEX mostly) | 0 : 12 | B |
| 8 | C0 | 1 0 | MRF multiplicator fraction | 0 : 35 | C |
| 9 | C1 | 1 0 | H1 workregister | 3 : 10 | C |
| 10 | C2 | 1 0 | H2 workregister | 3 : 10 | C |
| 11 | C3 | 1 0 | H3 workregister | 3 : 10 | C |
| 12 | D0 | 1 1 | MODUS, B16 | 0:7, 8:15 | D |
| 13 | D1 | 1 1 | K72, exp.dif.control | 0 : 12 | D |
| 14 | D2 | 1 1 | block exponent | 0 : 12 | D |
| 15 | D3 | 1 1 | WRKMODUS | 0 : 6 | D |

| MICROPROGRAM | | (36 : 46) Function | DESCRIPTION DPU | G.I. |
|--------------|--|-----------------------|---|------|
| 46 I 5 3-9 | | | BUS (0 : 39) | |
| 45 I 5 0 | | | BUS (Y : 11), BUS (0 : 3, 12:39) \wedge 0 | |
| | | | Q - RAM | |
| | | | O \vee Q (\neg Q) | |
| | | | O - Q (\neg Q) | |
| | | | Q + RAM | |
| | | | RAM + RAM | |
| | | | A Y O (\neg A) | |
| | | | RAM (0, 11) + BUS (0 : 11) | |
| | | | BUS (0 : 39) | |
| | | | BUS (0 : 11), BUS (12 - 39) \wedge 0 | |
| | | | - RAM | |
| | | | RAM - RAM _a | |
| | | | O = RAM - RAM _a | |
| | | | RAM - (BUS (0 : 11), O(12:35), BUS(36:39)) | |
| | | | RAM _a - RAM _a | |
| | | | RAM - Q | |
| | | | RAM + 1B11 | |
| | | | (BUS(0:11), O(12:35), BUS(36:39)) - RAM | |
| | | | RAM + 1B39 | |
| | | | RAM = V RAM _a | |
| | | | RAM + RAM + 1 | |
| | | | RAM _a - RAM _a - 1 | |

table 2

DPU G.I.

MICROPROGRAM FUNCTION FIELD

| MIC | CARRY | SOURCE | FUNCTION | | | DESCRIPTION | | |
|-------|-------|-----------|----------|----------|----------|-------------|---------|-----------|
| | | | ALU 0 | ALU 1-2 | ALU 3-9 | ALU 0 | ALU 1-2 | ALU 3-8 |
| FNC | 9 2 | ALU 0-2,9 | ALU 3-8 | ALU 3-8 | Z 36 37 | D + Z | D + Z | D + Z |
| BIT: | 38 39 | 40 41 42 | 43 41 44 | 45 36 37 | 46 36 37 | D AND Z | D AND Z | D AND Z |
| LOADF | 0 0 | 1 1 1 | 1 1 1 | 0 0 0 | 0 0 0 | Q - A | Q - A | Q - A |
| LOADE | 0 0 | 1 1 1 | 1 1 1 | 1 0 0 | 0 0 0 | Q - A | Q - A | Q - A |
| SUBQA | 1 0 | 0 0 0 | 0 0 0 | 0 0 1 | 0 0 1 | Q - A | Q - A | Q - A |
| PAS•Q | 0 0 | 0 1 0 | 0 1 0 | 0 1 1 | 0 1 1 | Z OR Q | Z OR Q | Z OR Q |
| ADDQA | 0 0 | 0 0 0 | 0 0 0 | 0 0 0 | 0 0 0 | A + Q | A + Q | A + Q |
| ADD | 0 0 | 0 0 1 | 0 0 1 | 0 0 0 | 0 0 0 | A + B | A + B | A + B |
| PAS•A | 0 0 | 1 0 0 | 1 0 0 | 0 1 1 | 0 1 1 | Z OR A | Z OR A | Z OR A |
| ADD•E | 0 0 | 1 0 1 | 1 0 1 | 0 0 0 | 0 0 0 | D + A | D + A | D + A |
| PAS | 0 0 | 1 1 1 | 1 1 1 | 0 1 1 | 0 1 1 | D OR Z | D OR Z | D OR Z |
| LOADI | 0 0 | 1 1 1 | 1 1 1 | 0 0 0 | 0 0 0 | D + Z | D + Z | D AND Z |
| NEG•A | 1 0 | 1 0 0 | 1 0 0 | 0 1 0 | 0 1 0 | Z - A | Z - A | Z - A |
| SUB | 1 0 | 0 0 1 | 0 0 1 | 0 1 0 | 0 1 0 | A - B | A - B | A - B |
| CLEAR | 1 0 | 0 0 1 | 0 0 1 | 0 1 0 | 0 1 0 | A - A | A - A | A - A |
| SUB•F | 1 0 | 1 0 1 | 1 0 1 | 0 0 1 | 0 0 1 | D A - | D A - | D A - |
| ISUB | 1 0 | 0 0 1 | 0 0 1 | 0 0 1 | 0 0 1 | B - A | B - A | B - A |
| SUBQA | 1 0 | 0 0 0 | 0 0 0 | 0 1 0 | 0 1 0 | A - Q | A - Q | A - Q |
| INC•A | 0 1 | 1 0 0 | 1 0 0 | 0 0 0 | 0 0 0 | A + Z | A + Z | A AND Z |
| ISUBF | 1 0 | 1 0 1 | 1 0 1 | 0 1 0 | 0 1 0 | D - A | D - A | D - A |
| INC•R | 1 0 | 1 0 0 | 1 0 0 | 0 0 0 | 0 0 0 | A + Z | A + Z | A + Z + 1 |
| OR | 0 0 | 0 1 0 | 0 0 1 | 0 1 1 | 0 1 1 | A OR B | A OR B | A OR B |
| NEG•Q | 1 0 | 0 1 0 | 0 1 0 | 0 1 0 | 0 1 0 | Z - Q | Z - Q | Z - Q |
| ADD1 | 1 0 | 0 0 1 | 0 0 1 | 0 0 0 | 0 0 0 | A + B | A + B | A + B + 1 |
| ISUBL | 0 0 | 0 1 0 | 0 0 1 | 0 0 1 | 0 0 1 | B - A | B - A | B - A - 1 |

Table 3.

Description of the microprogram and format of the registers.

The single precision floatingpoint numbers is the usual RC 8000 floatingpoint numbers.

The double precision floatingpoint number consists of two single floatingpoint numbers, where the least significant number is positive and unnormalized with an exponent equal the most significand exponent minus thirtyfive.

Double floating = FHEAD + FTAIL,
 where FHEAD and FTAIL is the usual floating point numbers,
 where FTAILexp = FHEADexp - 35 and FTAILfrac >= 0.

In the DPU the double precision floatingpoint numbers are stored in IR and AR as given by example IR :

```
IFR(0:70) = FHEAD(0:35) con FTAIL(1:35)
IEX(0:12) = FHEADexp(0) con FHEADexp(0:11)
IFRH(0:39) = IFR(0:39)
IFRT(0:30) = IFR(40:70)
```

NOTE : the two signs of the exponent.

---- the leftpositioning and compact notation of fraction there
 is 9 guardingcifffersbits IFRT(31:39), which allows to add the
 unnormalized product to the accumulator because normalising
 of the product claims 0 - 2 leftshifts.

The MODUS register contain information used during the execution of the microprogram :

| MODUS ! used in ! | value |
|--|-------|
| bit ! ! = 0 ! = 1 | |
| ----- | |
| 0 ! init ! AR unchanged ! AR := 0 | |
| ----- | |
| 1 ! long load ! add ! sub | |
| ! mult add ! | |
| ----- | |
| 2 ! long load ! | |
| ! shortload ! normalizing ! blockfloating | |
| ! str ! mode ! mode * | |
| ! inv ! | |
| ----- | |
| * blockfloating store only in singlestore. | |

Blockfloating mode.

----- When MODUS(2) = 1 then id the dpu operating in blockfloating mode, which is a kind of fixedpoint arithmetic. All numbers have an exponent equal to the blockexponent (or greater) and the fraction may not be normalized.

Examples: MODUS(2) = 1, blockexponent = 1

----- -1 is FR = 6000.0000, exp = 1, (octal)
 -2 is FR = 4000.0000, exp = 1
 -4 if FR = 4000.0000, exp = 2
 -0.5 is FR = 7000.0000, exp = 1
 +1 is FR = 2000.0000, exp = 1
 +2 is FR = 2000.0000, exp = 2
 +0.5 is FR = 1000.0000, exp = 1
 +0.25 is FR = 0400.0000, exp = 1

In blockfloating mode there will be no normalizationshifts after an addition and all the storing operations will store a number where the exponent is equal or greater than the blockexponent and the fraction may be unnormalized.

DPU instructions

 In the wait on next start operation the workmodus is loadet :
 WRKMODUS(0:10) = MODUS(1:11)

INIT :

----- The modus and zeroexponent register is loaded. The MODUS register too contail the constant 1B16.
 If the clearbit is set then AFR is set zero and AEX is loaded with the zeroexponent.

SHORT LOAD :

----- The registers Y, MRF and MRE are loaded.
 goto multiply.

MULTIPLY AR :

----- AR is multiplied by the constant input and the result is stored in AR.

LONG LOAD :

----- If the exponent of the tail is notzero then the sign of wrkMODUS is changed i.e. WRKMODUS(0) := -, WRKMODUS(0), which is the original MODUS-bit 1 the function is : add becomes sub, - and sub becomes add. IFRT is shifted fourtimes into IFRH. Then the headfraction is added to IFRH and IEX is loaded.

After this a jump is made to the alignment routine.

MULTIPLY and ADD/SUB :

----- The input number is multiplied by MR and a jump is made to the alignment routine. See fig. 1.

The multiplication is described below :

```

H1          := 
X(0:35)    := IN(0:35);
IEX(0:12)   := IN(36) con IN(36:47);
MULT        := y * X(32:39);  IEX := IEX + MRE;
MULT        := Y * X(24:31);  SUM := MULT;           MRE := IEX;
if IEX-over/underflow then goto mla_exception;
RTN:
SUM        := MULT + SUM;    MRE := MRE - AEX;
MULT        := Y * X(16:23);  H3  := 0 ext 3 con SUM(40:47);
SUM        := MULT + SUM;
MULT        := Y * X(8:15);   H2  := 0 ext 3 con SUM(40:47);
SUM        := MULT + SUM;    ALU := H1 + H1; <*test -1 frac*>
H1          := 0 ext 3 con SUM(40:47);
if zero then goto neg_mr;
MULT        := Y * X(0:7);    X   := 1B16;
SUM        := MULT + SUM;    Y   := H3 * 2;
IFRT       := SUM(37:47) con 0;
IFRH       := SUM(1:39) con 0;
MULT        := Y * X(8:15);  Y   := H2 * 2;
MULT        := Y * X(8:15);  SUM := MULT;           Y := H1 * 2;
MULT        := Y * X(8:15);  SUM := MULT + SUM; Y := IFRT * 2;
MULT        := Y * X(8:15);  SUM := MULT + SUM; DIA := MRE*2;
SUM        := MULT + SUM;
IFRT       := SUM(3:39);   comment SUM(34:39) == 0;
IFRH       := IFRH(0:38) con SUM(2);
goto alignment;

```

mla_exception :

```

SUM        := SUM + MULT;    MRE := MRE - 2;
MULT        := Y * X(32:39);  ALU := MRE;
if neg then goto next; <* i.e. underflow *>
MULT        := Y * X(24:31);  SUM := MULT;           MRE:= IEX;
goto (if -, norm then RTN else exception);

```

neg_mr :

```

<* change add_sign of work_modus and goto alignment *>
IFRH       := MRF;
WRKMODUS(0) := -, WRKMODUS(0);
IFRT       := 0;
DIA        := (IEX - AEX) * 2;
goto alignment;

```

Concatenationscheme for multiplication of
two 36-bit fractions to a 72-bit fraction




fig. 1.

INVERSION :

----- The input single precision floatingpint number is inverted. The single precision result is output and store in MR; the GPU has tested for zero and minus one.
AR is unchanged!

Following the description page 16 in (3) the function is :

```

Y := MRF := IN(0:35);
IEX := IN(36) con IN(36:47);      X := R(Y(0:11));
if Y < 0 then
begin
  Y := - MRF;
  X := R(Y(0:11));           IFRT := 0;
  if ALU(0) = 1 then
  begin
    IEX := IEX // 2;
    IEX := -IEX;
    goto test_exp;
  end;
end;

IFRT := 1B0;
MULT := Y * X(8:15);  comment -0.5 > R = X >= -1 + 2**(-11);
MULT := Y * X(0.7);      SUM := MULT;
SUM := MULT + SUM;
IFRH := SUM(1:40);  comment -0.5 <= A1 < -0.5 + 2**(-11);
Y := IFRT - IFRH;          IFRH := -2 * IFRH;
MULT := Y * X(8:15);      IEX := IEX // 2;
MULT := Y * X(0:7);       SUM := MULT;           IEX := -IEX;
SUM := MULT + SUM;        X := IFRH;
IFRH := SUM(1:40);  comment 0.5 < 2*B2 <= 1+2**(-11);
MULT := Y * X(32:39);
MULT := Y * X(24:31);      SUM := MULT;
MULT := Y * X(16:23);      SUM := MULT + SUM;
MULT := Y * X(8:15);      SUM := MULT + SUM;
MULT := Y * X(0:7);       SUM := MULT + SUM;
SUM := MULT + SUM;        X := 2 * IFRH;
IFRH := SUM(1:40);  comment 0.5-2**(-20) < A2 <= 0.5;
Y := IFRT - IFRH;
MULT := Y * X(32:39);
MULT := Y * X(24:31);      SUM := MULT;           IFRT := 0;
MULT := Y * X(16:23);      SUM := MULT + SUM;   DIA := 0;
MULT := Y * X(8:15);      SUM := MULT + SUM;   DIA := 1B11;
MULT := Y * X(0:7);       SUM := MULT + SUM;   IEX := IEX + DIA;
SUM := MULT + SUM;        DIA := DIA // 2;
IFRH := SUM(1:40);  comment .125 < B3 < .25+2**(-12)+delta;
if MRF < 0 then IFRH := -IFRH;  comment           delta is smal;
test_exp:
normalize IFRH and adjust IEX accordingly;
round;
if expo_under/overflow then goto single_ou_flow;
MRF := Y_out := IFRH;
expoout := 2 * MRE;
goto next;

```

STORE the accumulator :

----- The accumulator AR is unchanged ! The content of AR is moved to IR. IR is rounded and normalized. If the input number is not zero a double floatingpoint result is output the number input is the roundkonstant 1B31. IF the input number is zero a single floatingpoint result is output and stored in MR.

Alignment subroutine :

----- The routine is working on AR and IR. The least significand number is shifted right until IEX = AEX. If the exponentdifference is greater than 72 there will be no shifts, but the least significand number is set to zero. Dependend on the sign of WRKMODUS = MODUS(1) (see note under LONG LOAD) the IR is added to or subtracted from AR. AR is rounded and a jump is made to wait next opeartion.

Execution times.

SHORT LOAD : 0.64 us

INIT : 0.64 us by clear add 0.64 us

LONG LOAD : min 3.04 us (when addend << AR)
 max 55.84 us
 mean 11 us
 or $< 5.44 - 6.56 > + 0.32 * \text{normshifts}$
 or $< 6.24 - 7.68 >$
 $+ 0.16 * \text{alignshifts} + 0.32 * \text{normshifts}$,
 where $0 < \text{alignshifts} < 73$ and $0 < \text{normshifts} < 81$

MULTIPLY : 1.44 us + time(LONG LOAD)
 min 4.48 us
 max 57.28 us
 mean 12.50 us

INVERSION : min 7.52 us
 max 8.96 us
 by negative divisor add (min 0.16 us max 0.96 us)

STORE DOUBLE : min 7.52 us
 max 4.00 us
 when unnormalized add 0.48 * prenormshifts us

STORE SINGLE : min 2.24 us
 max 2.72 us
 when unnormalized add 0.48 us * prenormshifts

Synchronizations.

LONG LOAD : The input register is free 0.80 us after the tailload.
 The microprogram wil start waiting the headpart after
 1.60 us (+ 0.16 by signshift on MODUS).

STORE DOUBLE : The output register is loaded by headpart when
 0.48 us elapsed since the tailpart was loaded.

References :

-
- (1) FPU 801 General Information, RCSL.no. 30 M - 252
 - (2) FPU 801 Technical Manual, RCSL.no. 30 M - 253
 - (3) FPU 801 Microprogram Manual, RCSL.no. 30 M - 254
- All from RC Computer, Denmark

Appendix 1.

Listing of GPU microprogram :

| | |
|-------------------|-----|
| Macrodefinitions | 42 |
| GPU microprograms | 71 |
| GPU address table | 187 |

```
00C1 .MAIN DOMUS MACRO ASSEMBLER REV C2.00
01 ;*****MACRO FOR GENERATION OF ARITHMETIC-LOGIC MICROINSTRUCTIONS*****
02 ;*****MACRO IS STRINGING ONES UNTIL 'LOCATION'
03 ;*****MACRO CALL:
04 ;*****FILL 'LOCATION'
05 ;*****MACRO FILL
06 ;*****IFG . /3-`1
07 ;*****SEGMENT TOO LONG
08 ;*****ENDC
09 ;*****DO `1*3--.
10 ;*****-1
11 ;*****ENDC
12 ;*****MACRO FILL
13 ;*****THE MACRO IS STRINGING ONES UNTIL 'LOCATION'
14 ;*****MACRO CALL:
15 ;*****FILL 'LOCATION'
16 ;*****MACRO FILL
17 ;*****IFG . /3-`1
18 ;*****SEGMENT TOO LONG
19 ;*****ENDC
20 ;*****DO `1*3--.
21 ;*****-1
22 ;*****ENDC
23 ;*****%
24 ;*****%
25 ;*****%
26 ;*****%
27 ;*****%
28 ;*****%
29 ;*****%
30 ;*****%
```

780706/FK.

```

; THE MACRO XVFD GENERATE A NEW MACRO NAMED AS
; THE FIRST ARGUMENT IN THE CALL TO XVFD. SUBSEQUENT USE
; OF THE NAME GIVEN IN THE XVFD CALL GENERATES 3 16-BIT
; STORAGE WORDS HAVING PRIMARY VALUES TO WHICH FIELDS
; ARE ASSEMBLED AS DESCRIBED IN THE CALL TO XVFD.
; THE CALL IS OF THE FORM:
;
; XVFD NAME PRIMARY-VALUE-WORD0 PRIMARY-VALUE-WORD1
;           PRIMARY-VALUE-WORD2 FIELD(1)-RIGHT-BIT FIELD(1)-LENGTH
;           ...-FIELD(I)-RIGHT-BIT FIELD(I)-LENGTH
;
;           THE 5TH,7TH,... ARGUMENT SPECIFY THE RIGHTMOST BIT
; POSITION OF THE 1ST,2ND,... FIELDS. THE 6TH,8TH,... ARGUMENT
; SPECIFY THE FIELD LENGTHS FOR THE 1ST,2ND,... FIELDS.
; TO ASSEMBLE THE FIELDS IN THE PROPER BIT POSITIONS
; A CALL IS MADE OF THE FORM:
;
; NAME FIELD(1) FIELD(2) ...
; FIELD(I)
;
; IF FIELD(I) IS OMITED IS IT POSSIBLE TO

```

MAIN 10002

```

!00C3 .MAIN
01 ;SPECIFY A DEFAULT AKTION IN XVFD.
02 ; NOTE!
03 ;THE CALL XVFD NAME GENERAE A AUXILIARY VARIABLE:
04 ;NAME. WHICH CONTAIN THE NUMBER OF FIELDS. THIS
05 ;DEMAND THAT NAME CONSIST OF MAX. 4 CHARACTERS.
06 ;
07 000000 I=0
08 000001 J=1
09 000000 K=0
10 000000 MASK=0
11 000000 DATA=0
12 000000 VALU1=0
13 000000 VALU2=0
14 000000 VALU3=0
15          MACRO XVFD
16          I=5
17          *MACRO *1
18          DO .PASS
19          VALU1=*2
20          VALU2=*3
21          VALU3=*4
22          J=1
23          ENDC
24          -X
25          DO .ARGCT/2-2
26          I=I+1
27          *MACRO *1
28          *IFN I->J |<>|*
29          *PASS
30          MASK=(-1)B(15.-n1815.)
31          MASK=(-MASK-1)
32          ENDC
33          -X
34          I=I-1
35          *MACRO *1
36          DO .PASS
37          DATA=-rJ
38          MASK=(MASK)B(*1815.)
39          DATA=(DATA)B(*1815.)
40          ENDC
41          -X

```

```

100C4 .MAIN
J1          •IFE "I/16." ;IF FIELD IN 1.WORD THEN
J2          •MACRO "1
J3          •DO •PASS
J4          VALU1=(VALU1&(~MASK-1))+DATA
J5          •ENDC
J6          •X
J7          ;END
J8          •ENDC
J9          •IFE "I/16.-1" ;IF FIELD IN 2.WORD THEN
J10         •MACRO "1
J11         •DO •PASS
J12         VALU2=(VALU2&(~MASK-1))+DATA
J13         •ENDC
J14         •X
J15         •ENDC
J16         •IFE "I/16.-2" ;IF FIELD IN 3.WORD THEN
J17         •MACRO "1
J18         •DO •PASS
J19         VALU3=(VALU3&(~MASK-1))+DATA
J20
J21         •ENDC
J22         •X
J23         ;END
J24         K=I+1
J25         MASK=1-&K
J26         •IFL (&I815.+MASK) ;IF FIELD>THE REST BIT
J27         ; IN THE WORD THEN
J28         •MACRO "1
J29         •PASS
J30         DATA=-&J
J31         MASK=(-1)B(16.-(&K-&I815.))
J32         MASK=-MASK-1
J33         •DC 1+&I815.
J34         •DATA=DATA/2
J35
J36         •ENDC
J37         •X

```

```

100C5 .MAIN
J1   ;IF FIELD IN 1. WORD THEN
J2   -IFE *I/16.=1
J3   -MACRO `1
J4   •DO •PASS
J5   •VALU1=(VALU1&(~MASK-1))+DATA
J6   •ENDC
J7   -X
J8   •ENDC
J9   ;END
J10  ;IF FIELD IN 2.WORD THEN
J11  •DO •PASS
J12  VALU2=(VALU2&(~MASK-1))+DATA
J13  •ENDC
J14  ;END EXTENDED FIELD.
J15  •ENDC
J16  -MACRO `1
J17  •ENDC
J18  -X
J19  I=I+2
J20  •MACRO `1
J21  J=J+1
J22  -X
J23

```

• END C ;END • DO ARGCT /2-2•
• MACRO »1
• **•NOMAC 0
VALU1
VALU2
VALU3
• **•NOMAC 1
+ + + +
-x
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13
AIN

!CCC7 • -IN

C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

MACRO FOR GENERATION OF JUMP MICROINSTRUCTIONS

; USE:
;
; AS XVFD, EXCEPT THE LAST BUT ONE PARAMETER IS DIVIDED BY 3.
;
;

780706/FK

*MACRO AVFD
I=5 *MACRO #1
*DO *PASS
VALU1=*2
VALU2=*3
VALU3=*4
J=1
*ENDC
-#1.*.ARGCT/2-2 ;#1.*THE NUMBER OF FIELDS.
*DO *ARGCT/2-2
I=I+1
*MACRO #1
*IFN I-*J :<>;!
*PASS
DO MASK=(-1)B(15-#1815*)
MASK=(-MASK-1)
*ENDC
-#

```

1000CE .MAIN
D1      I=I-1
D2      •MACRO #1
D3      •PASS
D4      •DATA=_rJ
D5      •IFN J==#1.-1
D6      •DATA=_rJ/3
D7      •ENDC
D8      •MASK=(MASK)B(“I&15.”)
D9      •DATA=(DATA)B(“I&15.”)
D10     •ENDC
D11     _X
D12     •IFE “I/16.” ;IF FIELD IN 1.WORD THEN
D13     •MACRO #1
D14     •DO •PASS
D15     VALU1=(VALU1&(~MASK-1))+DATA
D16     •ENDC
D17     _X
D18     •ENDC ;END
D19
D20     •IFE “I/16.-1 ;IF FIELD IN 2.WORD THEN
D21     •MACRO #1
D22     •DO •PASS
D23     VALU2=(VALU2&(~MASK-1))+DATA
D24     •ENDC
D25     _X
D26     •ENDC ;END
D27     •IFE “I/16.-2 ;IF FIELD IN 3.WORD THEN
D28     •MACRO #1
D29     •DO •PASS
D30     VALU3=(VALU3&(~MASK-1))+DATA
D31     •ENDC
D32     _X
D33     •ENDC ;END
D34
D35

```

```

000C9 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

K=I+1
MASK=1->K
.IFL (<I815.+MASK) ;IF FIELD>THE REST BIT
; IN THE WORD THEN
.MACRO >1
.PASS
.D0
.DATA=->J
MASK=(-1)B(16.-(<K->I815.))
MASK=-MASK-1
.IFN J==>1.-1
.DATA=->J/3
.ENDIF
.DC 1+>I815.
.DATA=DATA/2
.ENDIFC
.ENDIFC
-X
.IFE <I/16.-1
.MACRO >1
.D0
.PASS
VALU1=(VALU1&(~MASK-1))+DATA
.ENDIF
.IFE <I/16.-2
.MACRO >1
.D0
.PASS
VALU2=(VALU2&(~MASK-1))+DATA
.ENDIF
-X
.ENDIF
.ENDIFC
.MACRO >1
.ENDIFC
;END EXTENDED FIELD.

```

1001C .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18

I=I+2

•MACRO #1

-x

J=J+1

ENDC

;END •DO ARGCT/2-2•

•MACRO #1
**.NOMAC 0

VALU1

VALU2

VALU3

**.NOMA 1

+ + + -x

!0011 .MAIN

01 ;*****
02 ;DEFINITION OF MICROINSTRUCTION PARAMETERS
03 ;*****
04 ;*****
05 ;ALU FUNCTION AND CARRY,MIR(13:17)

06
07 000000 ADD=0 ;R+S
08 000001 ADD0=1 ;R+S+1
09 000002 ADDC=2 ;R+S+C
10 000003 ADDX=3 ;R+S+ADDCOND
11 000004 SUN=4 ;R+S-1
12 000005 SUN0=5 ;R+S
13 000006 SUNC=6 ;R+S-1+C
14 000007 SUNX=7 ;R+S-1+ADDCOND
15 000010 SUBB=10 ;R=S-1
16 000011 SUB0=11 ;R-S
17 000012 SUBC=12 ;R=S-1+C
18 000013 SUBX=13 ;R=S-1+ADDCOND
19 000014 OR=14 ;R OR S
20 000020 AND=20 ;R AND S
21 000024 CAND=24 ;R EXOR S
22 000030 EXOR=30 ;R EXOR S
23 000034 EXNOR=34 ;R EXOR S
24
25
26 ;GENERAL REGISTER ADDRESSES,MIR(28:31) AND MIR(32:35)
27
28 000000 W0=0
29 000001 W1=1
30 000002 W2=2
31 000003 W3=3
32 000004 STAT=4 ;INSTR. COUNTER FOR LOGICAL ADDRESS
33 000005 IC=5
34 000006 CAUSE=6
35 000007 SB=7
36 000010 PC=10 ;INSTR. COUNTER FOR ABSOLUTE ADDRESS
37 000011 CNTR=11 ;WORKS IN CONJUNCTION WITH CONTR. OUTP. REG.
38 000012 WRK0=12
39 000013 WRK1=13
40 000014 WRK2=14
41 000015 WRK3=15
42 000016 WRK4=16
43 000017 WRK5=17

```

!0012 .MAIN ;INDIRECT ADDRESSING OF GENERAL REGISTERS
02
03 ; THE FIRST 4 WORDS OF THE B-PART OF THE GENERAL REGISTERS
04 ; CAN ONLY BE INDIRECTLY ADDRESSED
05
06 000000 W=0 ;GRB ADDR=W-FIELD OF INSTR REG
07 000001 WPRE=1 ;GRB ADDR=W-PRE OF INSTR REG
08 000002 X=2 ;GRB ADDR=X-FIELD OF INSTR REG
09 000003 GRX=3 ;GRB ADDR=I/OADDR(21:22)
10
11
12 ;SCRATCHPAD ADDRESSES, MIR(24:27)
13
14 000000 CPA=0 ;COMMON PROTECTED AREA LIMIT
15 000001 BASE=1
16 000002 LLIM=2 ;LOWER LIMIT
17 000003 ULIM=3 ;UPPER LIMIT
18 000004 MESS=4 ;MESSAGEADDRESS
19 000005 CLOW=5 ;CODE LOW
20 000006 CTOP=6 ;CODE TOP
21 000007 CTADDR=7 ;CONTROLLER_TABLE ADDRESS
22 000010 RTC=10 ;REAL TIME CLOCK
23 000011 C2=11 ;CONSTANT 00000002
24 000012 M2=12 ;CONSTANT 00000003
25 000013 M8=13 ;CONSTANT 0000C377
26 000014 M12=14 ;CONSTANT 00007777
27 000015 ILIM=15 ;INTERRUPT LIMIT
28 000016 SP16=16
29 000017 SP17=17
30
31 ;SOURCE REGISTER ADDRESSES, MIR(24:27)
32
33 000000 IMOP=0 ;IMMEDIATE OPERAND
34 000001 SEXT=1 ;SIGN EXTENSION
35 000002 HWEXC=2 ;HALF WORD EXCHANGE
36 000003 DATI=3 ;DATA IN
37 000004 ILEV=4 ;INTERRUPT LEVEL
38 000005 TRIN=5 ;TCP DATA IN
39 000006 FPU0=14 ;FPU RESULT FRACTION(0:23)
40 000014 FPU1=15 ;FRACTION(24:35) CON EXP(0:11)
41 000015 FPUST=16 ;EXCEPTION(22:23)
42 000016

```

```

!0013 .MAIN ;DESTINATION REGISTER ADDRESSES AND I/O CONTROL, MIR(18:23)
01
02 ; ADDRESSING OF THE I/O ADDR REG STARTS AN I/O OPERATION
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

000001 CPUST=1 ;NO LOAD
000002 READ=2 ;CPU STATUS
000022 READP=22 ;I/O READ
000042 WRT=42 ;I/O READ WITH PROTECTION
000062 WRTP=62 ;I/O WRITE
00003 DAT0=3 ;I/O WRITE WITH PROTECTION
00004 DATA OUT ;DATA OUT
00005 TPOUT=5 ;CONTROL OUTPUT REGISTER
00006 IR=6 ;TCP DATA OUT
00007 MIX=7 ;INSTRUCTION REGISTER
000010 INTRG=10 ;MICRO INDEX REGISTER
000011 CBCR=11 ;INTERRUPT REGISTER
000014 FPOPO=14 ;CPUBUS CONTROL REGISTER
000015 FPOP1=15 ;FPU OPERAND(C:23)
000015 FPULL =15 ;FPU OPERAND(24:47)
000015 FPIINI =35 ;FPU OPERAND(24:47) + COMMAND
000035 FPIINI =35 ;"
000055 FPSTR =55 ;"
000075 FPUSL =75 ;"
000015 FPARM =15 ;"
000035 FPINV =35 ;"
000000 F=0 ;JUMP CONDITION CONTROL, MIR(18)
000001 T=1 ;THE COMPLEMENTED VALUE OF THE COND. IS SELECTED
000001 ;THE TRUE VALUE OF THE COND. IS SELECTED

```

!0014 MAIN

```
01      ;JUMP CONDITIONS, MIR(19:23)
02
03      000000      FALSE=0          ;THIS CONDITION IS ALWAYS FALSE
04      000001      NNEG=1
05      000002      NZ=2
06      000003      OFL=3           ;ARITHMETIC OVERFLOW
07      000004      CARRY=4
08      000005      NORM=5
09
10
11      000010      MMODE=10        ;MONITOR MODE
12      000011      EMODE=11        ;ESCAPE MODE
13      000012      AFAM=12         ;AFTER AM
14      000013      AFESC=13        ;AFTER ESCAPE
15      000014      IMSK=14         ;INTEGER MASK
16      000015      FPMASK=15       ;FLOATING POINT MASK
17      000016      INDIR=16        ;INDIRECT ADDRESSING, IR(9)
18      000017      LINK=17         ;W-FIELD<>0
19      000018      NWADR=20       ;NOT MEMORY ADDRESS, ADDR<8
20      000019      NWADR=21       ;NOT W-REG ADDRESS, O>ADDR>=8
21      000020      ODD=22         ;ADDR(23)=1
22      000021      FPUNR=23       ;NOT CPUBUS UNIT READY
23      000022      BERR=24         ;BUS ERROR
24      000023      BTIM=25         ;BUS TIME OUT
25      000024      CO0025         ;BUS NACK
26      000025      BNACK=26       ;BUS NACK
27      000026      BPAR=27         ;BUS PARITY ERROR
28
29      000030      INTR=30         ;INTERRUPT
30      000031      NTPIN=31        ;NOT TCP INPUT READY
31      000032      TPACK=32        ;TCP OUTPUT ACK
32      000033      RSTRT=33        ;RESTART ENABLE
33      000034      SHORT=34        ;TEST MODE SWITCH IN POSITION 'SHORT'
34      000035      TSTON=35        ;TEST SWITCH IN POSITION 'ON'
35      000036      PL0W=36         ;POWER LOW (PINT)
36
37
38      ;SHIFT-IN CONTROL, MIR(24:25)
39      000000      Z=0            ;ZERO
40      000001      LNK=1          ;SHIFT LINK
41      000002      ADC=2          ;ADDCOND, LEFT SHIFTS ONLY
42      000003      SGN=2          ;SIGN EXTENSION, RIGHT SHIFTS ONLY
43
44      000004      ;3 IS UNUSED
```

```

!C015 .MAIN      ;TEST CONTROL, MIR(26:27)
01
02
03 0000000          NL=0           ;NO LOAD
04 0000001          MC=1           ;ADDCOND:=MULTIPLY CONDITION
05 0000002          DC=2           ;ADDCOND:=DIVIDE CONDITION
06 0000003          DV$=3           ;DIVSIGN:=RESULT(0)
07
08
09 ;SEQUENCE CONTROL, MIR(1:3)
10
11 0000000          CONT=0         ;CONTINUE
12 0000001          CRTN=1         ;CONDITIONAL SUBROUTINE RETURN
13 0000002          PUSH=2         ;PUSH AND CONTINUE
14 0000003          POP=3          ;POP AND CONTINUE
15 0000004          RTN=4          ;SUBROUTINE RETURN
16 0000005          LRTN=5         ;LOOP RETURN, CONDITIONAL
17 0000006          ADDR=6         ;CALL ADDRESS CALCULATION
18 0000007          EXEC=7         ;CALL INSTRUCTION EXECUTION

```

MAIN

01 ;*****
02 ;DEFINITION OF MICROINSTRUCTIONS
03 ;*****
04 ;*****

05 ;FORMAT 0: LOAD IMMEDIATE OPERAND REGISTER
06
07 ; LDIM OCTAL NO., OCTAL NO. NEXT
08
09
10 XVFD LDIM C,2000,0,35.,12.,47.,12.,15.,3
11
12 ;FORMAT 1: ARITHMETIC-LOGIC MICROINSTRUCTIONS WITH SCRATCHPAD DESTINATION
13 ;*****
14 ;*****
15 ;LOAD SCRATCHPAD
16
17 ; AQS ALUFUNC GRA,SP NEXT
18 ; ABS ALUFUNC GRA,GRB,SP NEXT
19 ; ZQS ALUFUNC SP NEXT
20 ; ZBS ALUFUNC GRB,SP NEXT
21 ; ZAS ALUFUNC GRA,SP NEXT
22
23 XVFD AQS C,22000,0,29.,5,43.,4,39.,4,15.,3
XVFD ABS C,22200,0,29.,5,43.,4,47.,4,39.,4,15.,3
24 XVFD ZQS C,22400,0,29.,5,39.,4,15.,3
25 XVFD ZBS C,22600,0,29.,5,47.,4,39.,4,15.,3
26 XVFD ZAS C,23000,0,29.,5,43.,4,39.,4,15.,3
27
28
29
30
31 ;LOAD GRB,SCRATCHPAD
32
33 ; AGBS ALUFUNC GRA,GRB,SP NEXT
34 ; ABBS ALUFUNC GRA,GRB,SP NEXT
35 ; ZQBS ALUFUNC GRB,SP NEXT
36 ; ZBBS ALUFUNC GRB,SP NEXT
37 ; ZABS ALUFUNC GRA,GRB,SP NEXT
38
39 XVFD AGBS C,26000,0,29.,5,43.,4,47.,4,39.,4,15.,3
XVFD ABBS C,26200,0,29.,5,43.,4,47.,4,39.,4,15.,3
40 XVFD ZQBS C,26400,0,29.,5,47.,4,39.,4,15.,3
41 XVFD ZBBS C,26600,0,29.,5,47.,4,39.,4,15.,3
42 XVFD ZABS C,27000,0,29.,5,43.,4,47.,4,39.,4,15.,3
43

```

01 100117 .MAIN
02 ;LOAD Q, SCRATCHPAD
03 ; ; AGQS ALUFUNC GRA,SP NEXT
04 ; ; ABQS ALUFUNC GRA,GRB,SP NEXT
05 ; ; ZQGS ALUFUNC SP NEXT
06 ; ; ZBQS ALUFUNC GRB,SP NEXT
07 ; ; ZAQS ALUFUNC GRA,SP NEXT
08
09 XVFD AQQS C,20000,0,29.,5,43.,4,39.,4,15.,3
10 XVFD ABQS C,2C200,0,29.,5,43.,4,47.,4,39.,4,15.,3
11 XVFD ZQGS C,2C400,0,29.,5,39.,4,15.,3
12 XVFD ZBQS C,2C600,0,29.,5,47.,4,39.,4,15.,3
13 XVFD ZAQS C,21000,0,29.,5,43.,4,39.,4,15.,3
14
15 ;FORMAT 2: ARITHMETIC-LOGIC MICROINSTRUCTIONS WITH SCRATCHPAD SOURCE
16 ;***** ****
17 ;*****
18 ;*****
19 ;NO LOAD
20
21 ; ; SA ALUFUNC SP,GRA NEXT
22 ; ; SQ ALUFUNC SP NEXT
23 ; ; SZN ALUFUNC SP NEXT
24
25 XVFD SA 0,43200,0,29.,5,39.,4,43.,4,15.,3
26 XVFD SQ 0,43400,0,29.,5,39.,4,15.,3
27 XVFD SZN C,43600,0,29.,5,39.,4,15.,3
28
29
30 ;LOAD GRB
31 ; ; SAB ALLFUNC SP,GRA,GRB NEXT
32 ; ; SQB ALUFUNC SP,GRB NEXT
33 ; ; SZB ALUFUNC SP,GRB NEXT
34
35
36 XVFD SAB C,47200,0,29.,5,39.,4,43.,4,47.,4,15.,3
37 XVFD SQB C,47400,0,29.,5,39.,4,47.,4,15.,3
38 XVFD SZB C,47600,0,29.,5,39.,4,47.,4,15.,3
39

```

01 ;LOAD Q
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;LOAD DESTINATION REGISTER
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;LOAD GRB, DESTINATION REGISTER
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;LOAD Q, DESTINATION REGISTER
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;

; SAQ ALUFUNC SP,GRA NEXT
; SQQ ALUFUNC SP NEXT
; SZQ ALUFUNC SP NEXT
; XVFD SAQ C,41200,0,29.,5,39.,4,43.,4,15.,3
; XVFD SQQ C,41400,0,29.,5,39.,4,15.,3
; XVFD SZQ C,41600,0,29.,5,39.,4,15.,3

; SAR ALUFUNC SP,GRB,DR NEXT
; SQR ALUFUNC SP,DR NEXT
; SZR ALUFUNC SP,DR NEXT

; SAR C,43200,0,29.,5,39.,4,43.,4,35.,6,15.,3
; SQR C,43400,0,29.,5,39.,4,35.,6,15.,3
; SZR C,43600,0,29.,5,39.,4,35.,6,15.,3

; SABR ALUFUNC SP,GRB,DR NEXT
; SQBR ALUFUNC SP,GRB,DR NEXT
; SZBR ALUFUNC SP,GRB,DR NEXT

; SABR C,47200,0,29.,5,39.,4,43.,4,47.,4,35.,6,15.,3
; SQBR C,47400,0,29.,5,39.,4,47.,4,35.,6,15.,3
; SZBR C,47600,0,29.,5,39.,4,47.,4,35.,6,15.,3

; SAQR ALUFUNC SP,GRB,DR NEXT
; SGQR ALUFUNC SP,DR NEXT
; SZQR ALUFUNC SP,DR NEXT

; SAGR C,41200,0,29.,5,39.,4,43.,4,35.,6,15.,3
; SQQR C,41400,0,29.,5,39.,4,35.,6,15.,3
; SZQR C,41600,0,29.,5,39.,4,35.,6,15.,3

10019 .MAIN

;*****FORMAT 3: ARITHMETIC-LOGIC MICROINSTRUCTIONS WITH EXT. SOURCE REGISTER AND EXT. DEST. REGISTER*****

```

01      ;NO LOAD
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

;NO LOAD
;          AQ      ALLFUNC GRA      NEXT
;          AB      ALUFUNC GRA,GRB  NEXT
;          ZQ      ALUFUNC GRB    NEXT
;          ZB      ALUFUNC GRB    NEXT
;          ZA      ALUFUNC GRA    NEXT
;          RA      ALUFUNC SR,GRA  NEXT
;          RQ      ALUFUNC SR    NEXT
;          RZ      ALUFUNC SR    NEXT

;LOAD GRB
;          AQB     ALLFUNC GRA,GRB  NEXT
;          ABB     ALUFUNC GRB    NEXT
;          ZQB     ALUFUNC GRB    NEXT
;          ZBB     ALUFUNC GRB    NEXT
;          ZAB     ALUFUNC GRA,GRB  NEXT
;          RAB     ALUFUNC SR,GRB  NEXT
;          RQB     ALUFUNC SR,GRB  NEXT
;          RZB     ALUFUNC SR,GRB  NEXT

;LOAD
;          XVFD   AQB     C,66000,0,29.,43.,47.,15.,3
;          XVFD   ABB     C,66200,0,29.,43.,47.,15.,3
;          XVFD   ZQB     C,66400,0,29.,43.,47.,15.,3
;          XVFD   ZBB     C,66600,0,29.,43.,47.,15.,3
;          XVFD   ZAB     C,66800,0,29.,43.,47.,15.,3
;          XVFD   RAB     C,67000,0,29.,43.,47.,15.,3
;          XVFD   RQB     C,67400,0,29.,43.,47.,15.,3
;          XVFD   RZB     C,67600,0,29.,43.,47.,15.,3

```

10C2C .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

```

;LOAD Q
01          AQR      ALUFUNC GRA   NEXT
02          ABQ      ALUFUNC GRA,GRB NEXT
03          ZQG      ALUFUNC GRB   NEXT
04          ZBG      ALUFUNC GRB   NEXT
05          ZAG      ALUFUNC GRA   NEXT
06          RAG      ALUFUNC SR,GRA NEXT
07          RQQ      ALUFUNC SR    NEXT
08          RZQ      ALUFUNC SR    NEXT
09
10
11
12          XVF D  AQQ      C,600C0,0,29.,5,43.,4,15.,3
13          XVF D  ABQ      C,60200,0,29.,5,43.,4,47.,4,15.,3
14          XVF D  ZQQ      C,604C0,0,29.,5,15.,3
15          XVF D  ZBQ      C,606C0,0,29.,5,47.,4,15.,3
16          XVF D  ZAQ      C,61000,0,29.,5,43.,4,15.,3
17          XVF D  RAQ      C,61200,0,29.,5,39.,4,43.,4,15.,3
18          XVF D  RQQ      C,614C0,0,29.,5,39.,4,15.,3
19          XVF D  RZQ      C,61600,0,29.,5,39.,4,15.,3
20
21 ;LOAD DEST. REG.
22
23          AQR      ALUFUNC GRA,DR  NEXT
24          ABR      ALUFUNC GRA,GRB,DR NEXT
25          ZQR      ALUFUNC DR    NEXT
26          ZBR      ALUFUNC GRB,DR NEXT
27          ZAR      ALUFUNC GRA,DR NEXT
28          RAR      ALUFUNC SR,GRB,DR NEXT
29          RQR      ALUFUNC SR,DR  NEXT
30          RZR      ALUFUNC SR,DR  NEXT
31
32
33          XVF D  AQR      C,62000,0,29.,5,43.,4,35.,6,15.,3
34          XVF D  ABR      C,62200,0,29.,5,43.,4,47.,4,35.,6,15.,3
35          XVF D  ZQR      C,62400,0,29.,5,35.,6,15.,3
36          XVF D  ZBR      C,62600,0,29.,5,47.,4,35.,6,15.,3
37          XVF D  ZAR      C,63000,0,29.,5,43.,4,35.,6,15.,3
38          XVF D  RAR      C,63200,0,29.,5,39.,4,43.,4,35.,6,15.,3
39          XVF D  RQR      C,63400,0,29.,5,39.,4,35.,6,15.,3
40          XVF D  RZR      C,63600,0,29.,5,39.,4,35.,6,15.,3

```

;LOAD GRB, DEST. REG.

01 ;
 02 ;
 03 ; AQBR ALUFUNC GRA,GRB,DR NEXT
 04 ; ABBR ALUFUNC GRA,GRB,DR NEXT
 05 ; ZQBR ALUFUNC GRB,DR NEXT
 06 ; ZBBR ALUFUNC GRB,DR NEXT
 07 ; ZABR ALUFUNC GRA,GRB,DR NEXT
 08 ; RABR ALUFUNC SR,GRA,GRB,DR NEXT
 09 ; RQBR ALUFUNC SR,GRB,DR NEXT
 10 ; RZBR ALUFUNC SR,GRB,DR NEXT
 11 ;
 12 ; XVFD AQBR C,66000,0,29.,5,43.,4,47.,4,35.,6,15.,3
 13 ; XVFD ABBR C,66200,0,29.,5,43.,4,47.,4,35.,6,15.,3
 14 ; XVFD ZQBR C,66400,0,29.,5,47.,4,35.,6,15.,3
 15 ; XVFD ZBBR C,66600,0,29.,5,47.,4,35.,6,15.,3
 16 ; XVFD ZABR C,67000,0,29.,5,43.,4,47.,4,35.,6,15.,3
 17 ; XVFD RABR C,67200,0,29.,5,39.,4,43.,4,47.,4,35.,6,15.,3
 18 ; XVFD RQBR C,67400,0,29.,5,39.,4,47.,4,35.,6,15.,3
 19 ; XVFD RZBR C,67600,0,29.,5,39.,4,47.,4,35.,6,15.,3
 20 ;
 21 ;
 22 ;
 23 ;
 24 ; AQQR ALUFUNC GRA,DR NEXT
 25 ; ABQR ALUFUNC GRA,GRB,DR NEXT
 26 ; ZGQR ALUFUNC DR NEXT
 27 ; ZBQR ALLFUNC GRB,DR NEXT
 28 ; ZAQR ALUFUNC GRA,DR NEXT
 29 ; RAQR ALUFUNC SR,GRA,DR NEXT
 30 ; RGQR ALUFUNC SR,DR NEXT
 31 ; RZQR ALUFUNC SR,DR NEXT
 32 ;
 33 ; XVFD AQQR C,60000,0,29.,5,43.,4,35.,6,15.,3
 34 ; XVFD ABQR C,60200,0,29.,5,43.,4,47.,4,35.,6,15.,3
 35 ; XVFD ZGQR C,60400,0,29.,5,35.,6,15.,3
 36 ; XVFD ZBQR C,60600,0,29.,5,47.,4,35.,6,15.,3
 37 ; XVFD ZAQR C,61000,0,29.,5,43.,4,35.,6,15.,3
 38 ; XVFD RAQR C,61200,0,29.,5,39.,4,43.,4,35.,6,15.,3
 39 ; XVFD RQQR C,61400,0,29.,5,39.,4,35.,6,15.,3
 40 ; XVFD RZQR C,61600,0,29.,5,39.,4,35.,6,15.,3

```

01 10022 .MAIN      ;SIGN EXTENSION
02           ;   EXT    GRA,GRB NEXT
03           ;GRB:=12 EXT GRA(12) CON GRA(12:23)
04
05 XVFD EXT C,65660,400,43.,4,47.,4,15.,3
06
07 ;LOAD DEST. REG. & EXTEND SIGN
08           ;EXTR   GRA,GRB,DR   NEXT
09           ;DR:=GRA ;GRB:=12 EXT GRA(12) CON GRA(12:23)
10
11
12 XVFD EXTR C,65660,400,43.,4,47.,4,35.,6,15.,3
13
14
15 ;EXCHANGE HALF-WORDS
16           ;SWAP   GRA,GRB NEXT
17           ;GRB:=GRA(12:23) CON GRA(0:11)
18
19 XVFD SWAP C,65660,1000,43.,4,47.,4,15.,3
20
21
22 ;CLEAR INTERRUPT BIT
23           ;CLIN   GRA   NEXT
24           ;INTRG(GRA):=0
25
26 XVFD CLIN C,63060,100000,43.,4,15.,3
27

```

64

```
!OC23 .MAIN
C1      ;FORMAT 4: SHIFT MICROINSTRUCTIONS
C2      ;*****
```

10024 MAIN

01 ;SHIFT LEFT GRB, CONDITION TEST

02 ; SLAB ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
03 ; SLZB ALUFUNC, GRB, SI, TST, T/F, COND NEXT
04 ; SLZA ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
05
06
07 XVFD SLAB C, 116200, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
08 XVFD SLZB C, 116600, 0, 29., .5, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
09 XVFD SLZA C, 117000, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
10
11
12 ;SHIFT LEFT GRB CON Q, CODITION TEST

13 ; DLAB ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
14 ; DLZB ALUFUNC, GRB, SI, TST, T/F, COND NEXT
15 ; DLZA ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
16
17
18 XVFD DLAB C, 114200, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
19 XVFD DLZB C, 114600, 0, 29., .5, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
20 XVFD DLZA C, 115000, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
21
22
23 ;SHIFT RIGHT GRB, CONDITION TEST

24 ; SRAB ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
25 ; SRZB ALUFUNC, GRB, SI, TST, T/F, COND NEXT
26 ; SRZA ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
27
28
29 XVFD SRAB C, 112200, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
30 XVFD SRZB C, 112600, 0, 29., .5, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
31 XVFD SRZA C, 113000, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
32
33
34 ;SHIFT RIGHT GRB CON Q, CONDITION TEST

35 ; DRAB ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
36 ; DRZB ALUFUNC, GRB, SI, TST, T/F, COND NEXT
37 ; DRZA ALUFUNC, GRA, GRB, SI, TST, T/F, COND NEXT
38
39
40 XVFD DRAB C, 110200, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
41 XVFD DRZB C, 110600, 0, 29., .5, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
42 XVFD DRZA C, 111000, 0, 29., .5, 43., .4, 47., .4, 37., .2, 39., .2, 30., .1, 35., .5, 15., .3
43
44

!0025 .MAIN

01 ;NO SHIFT, LOAD GRB, CONDITION TEST

```

02
03      ;      NSSAB    ALUFUNC,GRA,GRB,TST,T/F,COND   NEXT
04      ;      NSZB     ALUFUNC,GRB,TST,T/F,COND   NEXT
05      ;      NSZA     ALUFUNC,GRA,GRB,TST,T/F,COND   NEXT
06      ;      NSAQ     ALUFUNC,GRA,GRB,TST,T/F,COND   NEXT
07      ;      NSZQ     ALUFUNC,GRB,TST,T/F,COND   NEXT
08
09      XVFD    NSSAB   C,106200,0,29.,5,43.,4,47.,4,39.,2,30.,1,35.,5,15.,3
10      XVFD    NSZB    C,106600,0,29.,5,47.,4,39.,2,30.,1,35.,5,15.,3
11      XVFD    NSZA    C,107000,0,29.,5,43.,4,47.,4,39.,2,30.,1,35.,5,15.,3
12      XVFD    NSAQ    C,106000,0,29.,5,43.,4,47.,4,39.,2,30.,1,35.,5,15.,3
13      XVFD    NSZG    C,106400,0,29.,5,47.,4,39.,2,30.,1,35.,5,15.,3

```

10026 MAIN

FORMAT 5: MULTIPLY MICROINSTRUCTIONS

```

04      ; MULD   ALUFUNC, GRA, GRB, SI, TST, T/F, COND   NEXT ; MULTIPLY, DOUBLE SHIFT
05      ; MULS   ALUFUNC, GRA, GRB, SI, TST, T/F, COND   NEXT ; MULTIPLY, SINGLE SHIFT
06      ; MULN   ALUFUNC, GRA, GRB, TST, T/F, COND   NEXT ; MULTIPLY, NO SHIFT
07      ; MULQ   ALUFUNC, GRA, TST, T/F, COND   NEXT ; MULTIPLY WITH Q-REGISTER, NO SHIFT
08
09
10      XVF D MULD C,130200,0,29.,5,43.,4,47.,4,37.,2,39.,2,30.,1,35.,0,5,15.,0,3
11      XVF D MULS C,132200,0,29.,5,43.,4,47.,4,37.,2,39.,2,30.,1,35.,0,5,15.,0,3
12      XVF D MULN C,126200,0,29.,5,43.,4,47.,4,39.,2,39.,2,30.,1,35.,0,5,15.,0,3
13      XVF D MULQ C,120000,0,29.,5,43.,4,39.,2,30.,1,35.,0,5,15.,0,3

```

10027 .MAIN
 01 ;FORMAT 6: DIVIDE MICROINSTRUCTIONS
 02 ;*****
 03 ;*****
 04 ;
 05 ; DIVD ALUFUNC,GRA,GRB,\$1,TST,T/F,COND NEXT ;DIVIDE, DOUBLE SHIFT
 06 ; DIVS ALUFUNC,GRA,GRB,\$1,TST,T/F,COND NEXT ;DIVIDE, SINGLE SHIFT
 07 ; DIVN ALUFUNC,GRA,GRB,TST,T/F,COND NEXT ;DIVIDE, NO SHIFT
 08 ; DIVR ALUFUNC,GRA,GRB,\$1,TST,T/F,COND NEXT ;DIVIDE, RIGHT SHIFT
 09 XVFD DIVD C,154200,0,29.,5,43.,4,47.,4,37.,2,39.,2,30.,1,35.,5,15.,3
 10 XVFD DIVS C,156200,0,29.,5,43.,4,47.,4,37.,2,39.,2,30.,1,35.,5,15.,3
 11 XVFD DIVN C,146200,0,29.,5,43.,4,47.,4,39.,2,30.,1,35.,5,15.,3
 12 XVFD DIVR C,152200,0,29.,5,43.,4,47.,4,37.,2,39.,2,30.,1,35.,5,15.,3
 13

LOC2E MAIN
 01 ;*****
 02 ;FORMAT 7: JUMP MICROINSTRUCTIONS
 03 ;*****
 04 ;
 05 ;CONDITIONAL JUMPS
 06 ;
 07 ; JMP T/F,COND,ADDR NEXT
 08 ; JMX T/F,COND NEXT
 09 ;
 10 AVFD JMP C,162000,0,30.,1,35.,5,47.,12.,15.,3
 11 XVFD JMX C,162004,0,30.,1,35.,5,15.,3
 12 ;
 13 ;CONDITIONAL SUBROUTINE CALLS
 14 ;
 15 ; CAL T/F,COND,ADDR NEXT
 16 ; CAX T/F,COND NEXT
 17 ;
 18 AVFD CAL C,162010,0,30.,1,35.,5,47.,12.,15.,3
 19 XVFD CAX C,162014,0,30.,1,35.,5,15.,3
 20 ;
 21 ;CONDITIONAL JUMPS WITH I/O SYNCHRONIZATION
 22 ;
 23 ; WJMP T/F,COND,ADDR NEXT
 24 ; WJMX T/F,COND NEXT
 25 ;
 26 AVFD WJMP C,162020,0,30.,1,35.,5,47.,12.,15.,3
 27 XVFD WJMX C,162024,0,30.,1,35.,5,15.,3
 28 ;
 29 ;CONDITIONAL SUBROUTINE CALLS WITH I/O SYNCHRONIZATION
 30 ;
 31 ; WCAL T/F,COND,ADDR NEXT
 32 ; WCAX T/F,COND NEXT
 33 ;
 34 AVFD WCAL C,162030,0,30.,1,35.,5,47.,12.,15.,3
 35 XVFD WCAX C,162034,0,30.,1,35.,5,15.,3
 36 ;
 37 ;
 38 ;

!0029 •MAIN
01 •EOT

0030 •MAIN
CCCC SOURCE LINES IN ERROR

```

00C1 GPU MICROPROGRAM GI APR 1982
01      00000C1    *NOMA   1
02      ;INTERRUPT JUMP TABLE
03      ;*****  

04      ;
05      ; THE FIRST 3 LOCATIONS CONTAIN A JUMP TABLE
06      ; WITH JUMPS TO THE INTERRUPT SERVICE ROUTINES
07      ;
08      C0000 43440000000C3  JMP    F,F,POWUP    ;POWER ON
09      C0001 434400002676  JMP    F,F,TCPIN   ;INPUT FROM TCP
10      C0002 034400003156  JMP    F,F,SINGL  ;SINGLE INSTRUCTION

!00C2 GPU MICROPROGRAM GI APR 1982
01      ;POWER UP
02      ;*****  

03      ;
04      C0003 415560040011 POWUP: ZBRR  AND,CNTR,CNTR0
05      C0004 034402000021C    CAL   F,F,INITR  ;CNTR:=CNTR:=0
06      ;
07      ;
08      C0005 4157600100C4 RZBR  AND,IMOP,STAT,CPUST
09      ;
10      C0006 0344007600C6 WL1:  JMP    T,PLOW,WL1  ;BASE:=0
11      C0007 034402000231 CAL   F,F,CINTR  ;C2:=2, M2:=3, M8:=377, M12:=7777
12      ;
13      ;STAT:=CPUST:=00000000 (MMODE:=C)
14      ;
15      ;WAIT UNTIL NOT POWER LOW
16      ;
17      ;CLEAR ALL INTERRUPTS

```

1 COC3 GPU MICROPROGRAM GI APR 1982
 2 ; IDLE LOOP AND SYSTEM FAULT
 3 ;*****
 4

```

SYFLT:          ;CNTR:=CNTR,CRUN:=0
    CC010 415560040011 IDLE: ZBZR      AND,CNTR,CNTR
    CC011 434400300011 ILOOP: JMP       F,INTR,ILOOP
    CC012 415754002012 RZB      OR,ILEV,WRKO
    CC013 000400000017 LDIN     0000,0017
    CC014 415660070252 RABR     AND,IMOP,WRKO,MIX
    CC015 000400000003 LDIN     0,3
    CC016 014645000240 RA       SUNO,IMOP,WRKO
    CC017 434401010000 F,NNEG   ; IF ILEV < 3 THEN GOTO MIX
    CC020 014614100240 CLIN     WRKC
    CC021 400400000010 LDIM     0,1C
    CC022 014645000240 RA       SUNC,IMOP,WRKO ; ALU := ILEV - 8
    CC023 034400410026 JMP      T,NEG,CPUIN ; IF ILEV >= 8 THEN GOTO CPUIN
    CC024 434400000011 JMP      F,F,ILOOP ; GOTO ILOOP

```

```

100C4 GPU MICROPROGRAM GI APR 1982
01 ;AUTOLOAD SEQUENCES ARE NOT USED
02 ;*****  

03
04 ; EXTERNAL INTERRUPT
05 ; ****  

06
07 ; ENTRY CONDITIONS FOR EXTERNAL INTERRUPT:
08 ; WORK0 = ILEV ; 8 <= ILEV < 16
09
10 ; DEVICE_NO = (ILEV - 7) * 4
11
12 ; THE ADDRESS OF CONTROLLER TABLE IS :
13 ; CTADDR = CORE(8) + DEVICE_NO SHIFT 3
14
15 ; FORMAT OF A CONTROLLER TABLE:
16
17 ; CT + C : CHANNEL PROGRAM ADDRESS
18 ; CT + 2 : STANDARD STATUS AREA ADDRESS
19 ; CT + 4 : INTERRUPT DESTINATION (HOST CPU DEVICENUMBER)
20 ; CT + 6 : INTERRUPT LEVEL
21
22 ;
23
24 C0025 4344040000026 CPU1: WJMP F,F,CPUIN ; WAIT BUS READY
25 CPUIN: CR,M8,READP ; IOADDR := 8; READP
26 C0026 4107542254CC SZR SUNO,M8,WRKO;WRKO ; WORK0 := ILEV - 8
27 C0027 411645005652 SAB ADD,WRKO,WRKO,Z,NL ; WORK0 :=  

28 C0030 023440000252 SSLA ADD,WRKO,WRKO,Z,NL ; WORK0 :=
29 C0031 411641005252 SAB ADD,M2,WRKO,WRKO ; WORK0 SHIFT 2 + 4
30 C0032 023440000252 SSLA ADD,WRKO,WRKO,Z,NL ;  

31 C0033 015440000252 ABB ADD,WRKO,WRKO ; WORK0 SHIFT 2 + 4
32 C0034 03440464001C WJMP T,BERR,SYFLT ; IF BUSERROR THEN GOTO SYFLT
33 C0035 015640221653 RABR ADD,DATA,WRKO,WRK1,READP ; I/O-ADDR := WORK1 := C(8) + DEV
34 C0036 40461000366C ZAS SUB,WRK1,CTADDR ; CT-ADDR := WORK1
35 C0037 03440464001C WJMP T,BERR,SYFLT ; IF BUSERROR THEN GOTO SYFLT
36 C0040 015754001412 RZB CR,DATA,WRKO ; WORK0 := CH
37 C0041 41064022464C SAR ADD,C2,WRKO,READP ; I/O-ADDR := CH + 2, READP
38 C0042 011745004416 S2B SUNO,C2,WRK4 ; WORK4 := 7777,7776 <* MASK *>

```

100CS GPU MICROPROGRAM GI APR 1982

```

;22
;23      ; FORMAT OF CHANNEL PROGRAM :
;24      ;   CH + C : OPERATION
;25      ;   CH + 2 : MESSAGE AREA BASE
;26      ;   CH + 4 : NOT_USED
;27
;28      ; OPERATION = 1 SHIFT 8 : START GPU
;29      ;           = 0 SHIFT 8 : STOP GPU
;30
;31      ; WAIT, IF BUSERROR THEN GOTO SYFLT
;32      ; Q := MESSAGE_ADDR
;33      ; I/O-ADDR := CH-BASE, READP
;34      ; MASK FOR OPERATION
;35      ; WORKS := MASK
;36      ; WAIT, IF BUSERROR THEN GOTO SYFLT
;37      ; RAB AND, DATI, WRKS, WORKS := OPERATION SHIFT 8
;38
;39      ; IF OP = 0 THEN GOTO STOP
;40
;41      CC043 03440464001C
;42      CC044 0143540014CC
;43      CC045 4146142024C
;44      CC046 0004000074CC
;45      CC047 C15754000017
;46      CC050 03440464001C
;47      CC051 015660001777
;48
;49      CC052 034400020131

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

; FORMAT OF MESSAGE
; MESS + 0 : NEXT BUFFER
;           + 2 : PREVIOUS BUFFER
;           + 4 : RECEIVER OR ANSWER TYPE
;           + 6 : SENDER
;           + 8 : COMMAND, MODE
;           + 10 : FIRST CODE (SEE BELOW)
;           + 12 : LAST CODE

; CODE EXECUTION STARTS IN ADDRESS : FIRST_CODE + 4

LDIM COOC,0012 ; IMOP := 10
RQRR ADD,IMOP,SB,READP ; SB := IMOP := ADDRMESS(5), READP
ZA CR,SB ; NO OP
WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
RAB AND,DATAI,WRK4,IC ; IC := DATA_IN(0:22) CON 0

SAR ADD,C2,SB,READP ; I/O-ADDR := MESS(6), READP
SAB SUN,M2,SB,SB ; SB := ADDRMESS(3);
WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
RZB CR,DATAI,PC ; PC := LAST_CODE
ZAR CR,SB,READP ; I/O-ADDR := SB; READP;
LDIM COOC,0140 ; IMOP := 96;
WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
RZB CR,DATAI,SB ; SB := INT_PROCESS_DESCR_BASE

CC053 0004000000012
CC054 0157002200C7
CC055 01461400016C
CC056 03440464001C
CC057 415660001745
CC060 01064022456C
CC061 411644005167
CC062 03440464001C
CC063 41575400141C
CC064 01461422016C
CC065 00040000014C
CC066 03440464001C
CC067 415754001407

```

!OCCT GPU MICROPROGRAM GI APR 1982

```

; FORMAT OF PROCESS DESCRIPTION (IN PARTS)
; PR_DESCR + 88 : STATUS
;          + 96 : CPA
;          + 98 : BASE
;          + 100 : LOWER WRITE LIMIT
;          + 102 : UPPER WRITE LIMIT

; 01 0070 415640220167
; 02 C0071 400400000016
; 03 C0072 03440464001C
; 04 C0073 0143540014CC
; 05 C0074 011640224567
; 06 C0075 4045100000CC
; 07 C0076 03440464001C
; 08 C0077 0143540014CC
; 09 C0078 011640224567
; 10 C0079 0045100000CC
; 11 C007A 03440464001C
; 12 C007B 0143540014CC
; 13 C007C 011640224567
; 14 C007D 4045100000CC
; 15 C007E 03440464001C
; 16 C007F 0143540014CC
; 17 C0080 011640224567
; 18 C0081 0045100000CC
; 19 C0082 03440464001C
; 20 C0083 0143540014CC
; 21 C0084 011640224567
; 22 C0085 0045100010CC
; 23 C0086 03440464001C
; 24 C0087 0143540014CC
; 25 C0088 011645220167
; 26 C0089 4045100014CC
; 27 C008A 03440464001C
; 28 C008B 015754011404
; 29 C008C 0045100000CC
; 30 C008D 03440464001C
; 31 C008E 0143540014CC
; 32 C008F 011640224567
; 33 C0090 0045100000CC
; 34 C0091 03440464001C
; 35 C0092 0143540014CC
; 36 C0093 011640224567
; 37 C0094 0045100000CC
; 38 C0095 03440464001C
; 39 C0096 0143540014CC
; 40 C0097 011640224567
; 41 C0098 0045100000CC
; 42 C0099 03440464001C
; 43 C009A 0143540014CC
; 44 C009B 011640224567
; 45 C009C 0045100000CC
; 46 C009D 03440464001C
; 47 C009E 0143540014CC
; 48 C009F 011640224567
; 49 C00A0 0045100000CC
; 50 C00A1 03440464001C
; 51 C00A2 0143540014CC
; 52 C00A3 011640224567
; 53 C00A4 0045100000CC
; 54 C00A5 03440464001C
; 55 C00A6 0143540014CC
; 56 C00A7 011640224567
; 57 C00A8 0045100000CC
; 58 C00A9 03440464001C
; 59 C00AA 0143540014CC
; 60 C00AB 011640224567
; 61 C00AC 0045100000CC
; 62 C00AD 03440464001C
; 63 C00AE 0143540014CC
; 64 C00AF 011640224567
; 65 C00B0 0045100000CC
; 66 C00B1 03440464001C
; 67 C00B2 0143540014CC
; 68 C00B3 011640224567
; 69 C00B4 0045100000CC
; 70 C00B5 03440464001C
; 71 C00B6 0143540014CC
; 72 C00B7 011640224567
; 73 C00B8 0045100000CC
; 74 C00B9 03440464001C
; 75 C00BA 0143540014CC
; 76 C00BB 011640224567
; 77 C00BC 0045100000CC
; 78 C00BD 03440464001C
; 79 C00BE 0143540014CC
; 80 C00BF 011640224567
; 81 C00C0 0045100000CC
; 82 C00C1 03440464001C
; 83 C00C2 0143540014CC
; 84 C00C3 011640224567
; 85 C00C4 0045100000CC
; 86 C00C5 03440464001C
; 87 C00C6 0143540014CC
; 88 C00C7 011640224567
; 89 C00C8 0045100000CC
; 90 C00C9 03440464001C
; 91 C00CA 0143540014CC
; 92 C00CB 011640224567
; 93 C00CC 0045100000CC
; 94 C00CD 03440464001C
; 95 C00CE 0143540014CC
; 96 C00CF 011640224567
; 97 C00D0 0045100000CC
; 98 C00D1 03440464001C
; 99 C00D2 0143540014CC
; 100 C00D3 011640224567
; 101 C00D4 0045100000CC
; 102 C00D5 03440464001C
; 103 C00D6 0143540014CC
; 104 C00D7 011640224567
; 105 C00D8 0045100000CC
; 106 C00D9 03440464001C
; 107 C00DA 0143540014CC
; 108 C00DB 011640224567
; 109 C00DC 0045100000CC
; 110 C00DD 03440464001C
; 111 C00DE 0143540014CC
; 112 C00DF 011640224567
; 113 C00E0 0045100000CC
; 114 C00E1 03440464001C
; 115 C00E2 0143540014CC
; 116 C00E3 011640224567
; 117 C00E4 0045100000CC
; 118 C00E5 03440464001C
; 119 C00E6 0143540014CC
; 120 C00E7 011640224567
; 121 C00E8 0045100000CC
; 122 C00E9 03440464001C
; 123 C00EA 0143540014CC
; 124 C00EB 011640224567
; 125 C00EC 0045100000CC
; 126 C00ED 03440464001C
; 127 C00EE 0143540014CC
; 128 C00EF 011640224567
; 129 C00F0 0045100000CC
; 130 C00F1 03440464001C
; 131 C00F2 0143540014CC
; 132 C00F3 011640224567
; 133 C00F4 0045100000CC
; 134 C00F5 03440464001C
; 135 C00F6 0143540014CC
; 136 C00F7 011640224567
; 137 C00F8 0045100000CC
; 138 C00F9 03440464001C
; 139 C00FA 0143540014CC
; 140 C00FB 011640224567
; 141 C00FC 0045100000CC
; 142 C00FD 03440464001C
; 143 C00FE 0143540014CC
; 144 C00FF 011640224567
; 145 C00D0 0045100000CC
; 146 C00D1 03440464001C
; 147 C00D2 0143540014CC
; 148 C00D3 011640224567
; 149 C00D4 0045100000CC
; 150 C00D5 03440464001C
; 151 C00D6 0143540014CC
; 152 C00D7 011640224567
; 153 C00D8 0045100000CC
; 154 C00D9 03440464001C
; 155 C00DA 0143540014CC
; 156 C00DB 011640224567
; 157 C00DC 0045100000CC
; 158 C00DD 03440464001C
; 159 C00DE 0143540014CC
; 160 C00DF 011640224567
; 161 C00E0 0045100000CC
; 162 C00E1 03440464001C
; 163 C00E2 0143540014CC
; 164 C00E3 011640224567
; 165 C00E4 0045100000CC
; 166 C00E5 03440464001C
; 167 C00E6 0143540014CC
; 168 C00E7 011640224567
; 169 C00E8 0045100000CC
; 170 C00E9 03440464001C
; 171 C00EA 0143540014CC
; 172 C00EB 011640224567
; 173 C00EC 0045100000CC
; 174 C00ED 03440464001C
; 175 C00EE 0143540014CC
; 176 C00EF 011640224567
; 177 C00F0 0045100000CC
; 178 C00F1 03440464001C
; 179 C00F2 0143540014CC
; 180 C00F3 011640224567
; 181 C00F4 0045100000CC
; 182 C00F5 03440464001C
; 183 C00F6 0143540014CC
; 184 C00F7 011640224567
; 185 C00F8 0045100000CC
; 186 C00F9 03440464001C
; 187 C00FA 0143540014CC
; 188 C00FB 011640224567
; 189 C00FC 0045100000CC
; 190 C00FD 03440464001C
; 191 C00FE 0143540014CC
; 192 C00FF 011640224567
; 193 C00D0 0045100000CC
; 194 C00D1 03440464001C
; 195 C00D2 0143540014CC
; 196 C00D3 011640224567
; 197 C00D4 0045100000CC
; 198 C00D5 03440464001C
; 199 C00D6 0143540014CC
; 200 C00D7 011640224567
; 201 C00D8 0045100000CC
; 202 C00D9 03440464001C
; 203 C00DA 0143540014CC
; 204 C00DB 011640224567
; 205 C00DC 0045100000CC
; 206 C00DD 03440464001C
; 207 C00DE 0143540014CC
; 208 C00DF 011640224567
; 209 C00E0 0045100000CC
; 210 C00E1 03440464001C
; 211 C00E2 0143540014CC
; 212 C00E3 011640224567
; 213 C00E4 0045100000CC
; 214 C00E5 03440464001C
; 215 C00E6 0143540014CC
; 216 C00E7 011640224567
; 217 C00E8 0045100000CC
; 218 C00E9 03440464001C
; 219 C00EA 0143540014CC
; 220 C00EB 011640224567
; 221 C00EC 0045100000CC
; 222 C00ED 03440464001C
; 223 C00EE 0143540014CC
; 224 C00EF 011640224567
; 225 C00F0 0045100000CC
; 226 C00F1 03440464001C
; 227 C00F2 0143540014CC
; 228 C00F3 011640224567
; 229 C00F4 0045100000CC
; 230 C00F5 03440464001C
; 231 C00F6 0143540014CC
; 232 C00F7 011640224567
; 233 C00F8 0045100000CC
; 234 C00F9 03440464001C
; 235 C00FA 0143540014CC
; 236 C00FB 011640224567
; 237 C00FC 0045100000CC
; 238 C00FD 03440464001C
; 239 C00FE 0143540014CC
; 240 C00FF 011640224567
; 241 C00D0 0045100000CC
; 242 C00D1 03440464001C
; 243 C00D2 0143540014CC
; 244 C00D3 011640224567
; 245 C00D4 0045100000CC
; 246 C00D5 03440464001C
; 247 C00D6 0143540014CC
; 248 C00D7 011640224567
; 249 C00D8 0045100000CC
; 250 C00D9 03440464001C
; 251 C00DA 0143540014CC
; 252 C00DB 011640224567
; 253 C00DC 0045100000CC
; 254 C00DD 03440464001C
; 255 C00DE 0143540014CC
; 256 C00DF 011640224567
; 257 C00E0 0045100000CC
; 258 C00E1 03440464001C
; 259 C00E2 0143540014CC
; 260 C00E3 011640224567
; 261 C00E4 0045100000CC
; 262 C00E5 03440464001C
; 263 C00E6 0143540014CC
; 264 C00E7 011640224567
; 265 C00E8 0045100000CC
; 266 C00E9 03440464001C
; 267 C00EA 0143540014CC
; 268 C00EB 011640224567
; 269 C00EC 0045100000CC
; 270 C00ED 03440464001C
; 271 C00EE 0143540014CC
; 272 C00EF 011640224567
; 273 C00F0 0045100000CC
; 274 C00F1 03440464001C
; 275 C00F2 0143540014CC
; 276 C00F3 011640224567
; 277 C00F4 0045100000CC
; 278 C00F5 03440464001C
; 279 C00F6 0143540014CC
; 280 C00F7 011640224567
; 281 C00F8 0045100000CC
; 282 C00F9 03440464001C
; 283 C00FA 0143540014CC
; 284 C00FB 011640224567
; 285 C00FC 0045100000CC
; 286 C00FD 03440464001C
; 287 C00FE 0143540014CC
; 288 C00FF 011640224567
; 289 C00D0 0045100000CC
; 290 C00D1 03440464001C
; 291 C00D2 0143540014CC
; 292 C00D3 011640224567
; 293 C00D4 0045100000CC
; 294 C00D5 03440464001C
; 295 C00D6 0143540014CC
; 296 C00D7 011640224567
; 297 C00D8 0045100000CC
; 298 C00D9 03440464001C
; 299 C00DA 0143540014CC
; 300 C00DB 011640224567
; 301 C00DC 0045100000CC
; 302 C00DD 03440464001C
; 303 C00DE 0143540014CC
; 304 C00DF 011640224567
; 305 C00E0 0045100000CC
; 306 C00E1 03440464001C
; 307 C00E2 0143540014CC
; 308 C00E3 011640224567
; 309 C00E4 0045100000CC
; 310 C00E5 03440464001C
; 311 C00E6 0143540014CC
; 312 C00E7 011640224567
; 313 C00E8 0045100000CC
; 314 C00E9 03440464001C
; 315 C00EA 0143540014CC
; 316 C00EB 011640224567
; 317 C00EC 0045100000CC
; 318 C00ED 03440464001C
; 319 C00EE 0143540014CC
; 320 C00EF 011640224567
; 321 C00F0 0045100000CC
; 322 C00F1 03440464001C
; 323 C00F2 0143540014CC
; 324 C00F3 011640224567
; 325 C00F4 0045100000CC
; 326 C00F5 03440464001C
; 327 C00F6 0143540014CC
; 328 C00F7 011640224567
; 329 C00F8 0045100000CC
; 330 C00F9 03440464001C
; 331 C00FA 0143540014CC
; 332 C00FB 011640224567
; 333 C00FC 0045100000CC
; 334 C00FD 03440464001C
; 335 C00FE 0143540014CC
; 336 C00FF 011640224567
; 337 C00D0 0045100000CC
; 338 C00D1 03440464001C
; 339 C00D2 0143540014CC
; 340 C00D3 011640224567
; 341 C00D4 0045100000CC
; 342 C00D5 03440464001C
; 343 C00D6 0143540014CC
; 344 C00D7 011640224567
; 345 C00D8 0045100000CC
; 346 C00D9 03440464001C
; 347 C00DA 0143540014CC
; 348 C00DB 011640224567
; 349 C00DC 0045100000CC
; 350 C00DD 03440464001C
; 351 C00DE 0143540014CC
; 352 C00DF 011640224567
; 353 C00E0 0045100000CC
; 354 C00E1 03440464001C
; 355 C00E2 0143540014CC
; 356 C00E3 011640224567
; 357 C00E4 0045100000CC
; 358 C00E5 03440464001C
; 359 C00E6 0143540014CC
; 360 C00E7 011640224567
; 361 C00E8 0045100000CC
; 362 C00E9 03440464001C
; 363 C00EA 0143540014CC
; 364 C00EB 011640224567
; 365 C00EC 0045100000CC
; 366 C00ED 03440464001C
; 367 C00EE 0143540014CC
; 368 C00EF 011640224567
; 369 C00F0 0045100000CC
; 370 C00F1 03440464001C
; 371 C00F2 0143540014CC
; 372 C00F3 011640224567
; 373 C00F4 0045100000CC
; 374 C00F5 03440464001C
; 375 C00F6 0143540014CC
; 376 C00F7 011640224567
; 377 C00F8 0045100000CC
; 378 C00F9 03440464001C
; 379 C00FA 0143540014CC
; 380 C00FB 011640224567
; 381 C00FC 0045100000CC
; 382 C00FD 03440464001C
; 383 C00FE 0143540014CC
; 384 C00FF 011640224567
; 385 C00D0 0045100000CC
; 386 C00D1 03440464001C
; 387 C00D2 0143540014CC
; 388 C00D3 011640224567
; 389 C00D4 0045100000CC
; 390 C00D5 03440464001C
; 391 C00D6 0143540014CC
; 392 C00D7 011640224567
; 393 C00D8 0045100000CC
; 394 C00D9 03440464001C
; 395 C00DA 0143540014CC
; 396 C00DB 011640224567
; 397 C00DC 0045100000CC
; 398 C00DD 03440464001C
; 399 C00DE 0143540014CC
; 400 C00DF 011640224567
; 401 C00E0 0045100000CC
; 402 C00E1 03440464001C
; 403 C00E2 0143540014CC
; 404 C00E3 011640224567
; 405 C00E4 0045100000CC
; 406 C00E5 03440464001C
; 407 C00E6 0143540014CC
; 408 C00E7 011640224567
; 409 C00E8 0045100000CC
; 410 C00E9 03440464001C
; 411 C00EA 0143540014CC
; 412 C00EB 011640224567
; 413 C00EC 0045100000CC
; 414 C00ED 03440464001C
; 415 C00EE 0143540014CC
; 416 C00EF 011640224567
; 417 C00F0 0045100000CC
; 418 C00F1 03440464001C
; 419 C00F2 0143540014CC
; 420 C00F3 011640224567
; 421 C00F4 0045100000CC
; 422 C00F5 03440464001C
; 423 C00F6 0143540014CC
; 424 C00F7 011640224567
; 425 C00F8 0045100000CC
; 426 C00F9 03440464001C
; 427 C00FA 0143540014CC
; 428 C00FB 011640224567
; 429 C00FC 0045100000CC
; 430 C00FD 03440464001C
; 431 C00FE 0143540014CC
; 432 C00FF 011640224567
; 433 C00D0 0045100000CC
; 434 C00D1 03440464001C
; 435 C00D2 0143540014CC
; 436 C00D3 011640224567
; 437 C00D4 0045100000CC
; 438 C00D5 03440464001C
; 439 C00D6 0143540014CC
; 440 C00D7 011640224567
; 441 C00D8 0045100000CC
; 442 C00D9 03440464001C
; 443 C00DA 0143540014CC
; 444 C00DB 011640224567
; 445 C00DC 0045100000CC
; 446 C00DD 03440464001C
; 447 C00DE 0143540014CC
; 448 C00DF 011640224567
; 449 C00E0 0045100000CC
; 450 C00E1 03440464001C
; 451 C00E2 0143540014CC
; 452 C00E3 011640224567
; 453 C00E4 0045100000CC
; 454 C00E5 03440464001C
; 455 C00E6 0143540014CC
; 456 C00E7 011640224567
; 457 C00E8 0045100000CC
; 458 C00E9 03440464001C
; 459 C00EA 0143540014CC
; 460 C00EB 011640224567
; 461 C00EC 0045100000CC
; 462 C00ED 03440464001C
; 463 C00EE 0143540014CC
; 464 C00EF 011640224567
; 465 C00F0 0045100000CC
; 466 C00F1 03440464001C
; 467 C00F2 0143540014CC
; 468 C00F3 011640224567
; 469 C00F4 0045100000CC
; 470 C00F5 03440464001C
; 471 C00F6 0143540014CC
; 472 C00F7 011640224567
; 473 C00F8 0045100000CC
; 474 C00F9 03440464001C
; 475 C00FA 0143540014CC
; 476 C00FB 011640224567
; 477 C00FC 0045100000CC
; 478 C00FD 03440464001C
; 479 C00FE 0143540014CC
; 480 C00FF 011640224567
; 481 C00D0 0045100000CC
; 482 C00D1 03440464001C
; 483 C00D2 0143540014CC
; 484 C00D3 011640224567
; 485 C00D4 0045100000CC
; 486 C00D5 03440464001C
; 487 C00D6 0143540014CC
; 488 C00D7 011640224567
; 489 C00D8 0045100000CC
; 490 C00D9 03440464001C
; 491 C00DA 0143540014CC
; 492 C00DB 011640224567
; 493 C00DC 0045100000CC
; 494 C00DD 03440464001C
; 495 C00DE 0143540014CC
; 496 C00DF 011640224567
; 497 C00E0 0045100000CC
; 498 C00E1 03440464001C
; 499 C00E2 0143540014CC
; 500 C00E3 011640224567
; 501 C00E4 0045100000CC
; 502 C00E5 03440464001C
; 503 C00E6 0143540014CC
; 504 C00E7 011640224567
; 505 C00E8 0045100000CC
; 506 C00E9 03440464001C
; 507 C00EA 0143540014CC
; 508 C00EB 011640224567
; 509 C00EC 0045100000CC
; 510 C00ED 03440464001C
; 511 C00EE 0143540014CC
; 512 C00EF 011640224567
; 513 C00F0 0045100000CC
; 514 C00F1 03440464001C
; 515 C00F2 0143540014CC
; 516 C00F3 011640224567
; 517 C00F4 0045100000CC
; 518 C00F5 03440464001C
; 519 C00F6 0143540014CC
; 520 C00F7 011640224567
; 521 C00F8 0045100000CC
; 522 C00F9 03440464001C
; 523 C00FA 0143540014CC
; 524 C00FB 011640224567
; 525 C00FC 0045100000CC
; 526 C00FD 03440464001C
; 527 C00FE 0143540014CC
; 528 C00FF 011640224567
; 529 C00D0 0045100000CC
; 530 C00D1 03440464001C
; 531 C00D2 0143540014CC
; 532 C00D3 011640224567
; 533 C00D4 0045100000CC
; 534 C00D5 03440464001C
; 535 C00D6 0143540014
```

```

01
02
03      LDIM  0300,0000 ; LOAD INTEGER AND FLOATINGPOINT EXC ACTIVE
04      CC114 000403000000C
05      CC115 415660010104
06      CC116 41164000061C
07      CC117 0C461000320C
08      CC120 411640000532
09      CC121 40461000264C
10      CC122 41440500020C
11      CC123 03440001267C
12      CC124 01064500124C
13      CC125 03440001267C
14      CC126 411641005125
15      CC127 01164000053C
16      CC130 0344000000241
17
18      ; STOP
19      CC131 4C04100000CC STOP: LDIM 1000,0000 ; TIME_OUT
20      CC132 415754000016 SEND1: RZB CR,TMOP,WRK4 ; WORK4 := STATUS
21      CC133 411645002617 SEND2: SAB SUNO,CLOW,PC,WRKS ; WORKS := INSTR REL TO CODESTART
22      CC134 4344000000143 JMP F,F,SEND ; GOTO SEND
23
24      ; ILLEGAL OPERATION
25      ; ***** *****
26      CC135 400420000000C ILL0P: LDIM 200C,0000 ; ILLEGAL INSTRUCTION
27      CC136 4344000000132 JMP F,F,SEND1 ; GOTO SEND1
28
29      ; CODE STOP CS
30      ; ****
31
32      CC137 415560000016 CS: ZBB AND,WRK4 ; WORK4 := 0
33      CC140 411754003017 S2B OR,CTOP,WRKS ; WORK5 := CTOP - CLOW
34      CC141 011645002777 SAB SUNO,CLOW,WRKS ; ADD,C2,WRKS ; + 2;
35      CC142 011640004777 SAB
36
37
38

```

```

01
02
03
04      ; STATUS AT RETURN :
05      ; ST + 0 : CHPG + 12
06      ; ST + 2 : BYTES COUNT
07      ; ST + 4 : CHAR COUNT
08      ; ST + 6 : STATUS
09
10      ; STATUS :
11      ; 1<14 : CODE ADDRESSING FAULT
12      ; 1<15 : INTEGER UNDERFLOW
13      ; 1<16 : INTEGER OVERFLOW
14      ; 1<17 : FLOATING POINT UNDERFLOW (** SEE NOTE ***)
15      ; 1<18 : FLOATING POINT OVERFLOW
16      ; 1<19 : READ/WRITE ADDRESS FAULT
17      ; 1<20 : BUSERROR
18      ; 1<21 : TIME OUT
19      ; 1<22 : ILLEGAL INSTRUCTION
20
21      ; NOTE: IN CASE OF FLOATING POINT UNDERFLOW THE RESULT IS SET TO
22      ; *** FLOWING POINT ZERO AND NO EXCEPTION IS SET UP
23
24      ; SEND STATUS
25      ; *****
26      ; SEND: SZQR CR'CTADDR,READP ; Q := I/O-ADDR := CT, READP
27      ; LDIM C00C'0014 ; IMOP := 12
28      ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
29      ; RZB CR,DATI,WRK1 ; WORK1 := CHPG
30      ; SQQR ADD,C2,READP ; Q := I/O-ADDR := CT + 2, READP
31      ; ZAR OR,WRK5,DATA ; DATA_OUT := BYTES COUNT
32      ; SB := 2
33      ; S2B CR,C2,SB ; WAIT, IF BUSERROR GOTO SYFLT
34      ; RABR ADD,DATI,SB,SB,WRTP ; SB := I/O-ADDR := STATUS + 2, WRITEP
35      ; ZAB CR,WRK5,WRK3 ; WORK3 := BYTES;
36      ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
37      ; ZAR OR,WRK4,DATA ; DATA_OUT := STATUS
38      ; SAR ADD,M2,SB,WRTP ; I/O-ADDR := STATUS + 6, WRITEP
39      ; SSRB ADD,WRK3,SGN,NL ; WORK3 := BYTES // 2;
40      ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
41      ; ABR ADD,WRK5,WRK3,DATA ; DATA_OUT := CHARS COUNT
42      ; SAR ADD,C2,SB,WRTP ; I/O-ADDR := STATUS + 4, WRITEP
43      ; ZQ CR ; NO OP
44      ; WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT

```

```

J1
J2
J3
J4      CC166 414640030260      RAR ADD,IMOP,WRK1,DATA ; DATA-OUT := CHPG + 12;
J5      CC167 410645624560      SAR SUNO,C2,SB,WRTP ; I/O-ADDR := ST, WRITEP
J6      CC170 414514000000      ZQ CR ; NO OP
J7      CC171 034404640010      WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT

J8
J9
J10
J11     CC172 010701225000      ; SEND RETURN INTERRUPT
J12     CC173 414514000000      SQR ADD0,M2,READP ; I/O-ADDR := CT +6, READP
J13     CC174 034404640010      ZQ CR ; NO OP
J14     CC175 414754031400      WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
J15     CC176 410700224400      RZR CR,DATI,DATA ; DATA-OUT := INTERRUPT LEVEL
J16     CC177 414514000000      SQR ADD,C2,READP ; I/O-ADDR := CT + 4, READP
J17     CC200 034404640010      ZQ CR ; NO OP
J18     CC201 414754421400      WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
J19     CC202 414514000000      RZR CR,DATI,WRT ; I/O-ADDR := CPU_ADDR, WRITE
J20     CC203 034404640010      ZQ CR ; NO OP
J21     CC204 434402000227      WJMP T,BERR,SYFLT ; WAIT, IF BUSERROR THEN GOTO SYFLT
J22     CC205 034400000010      CAL F,F,CLIM ; CLEAR CODE-LIMITS
J23
J24
J25
J26
J27
J28
J29
J30
J31
J32
J33
J34
J35
J36
J37
J38
J39
J40
J41
J42
J43
J44
J45
J46
J47
J48
J49
J50
J51
J52
J53
J54
J55
J56
J57
J58
J59
J60
J61
J62
J63
J64
J65
J66
J67
J68
J69
J70
J71
J72
J73
J74
J75
J76
J77
J78
J79
J80
J81
J82
J83
J84
J85
J86
J87
J88
J89
J90
J91
J92
J93
J94
J95
J96
J97
J98
J99
J100
J101
J102
J103
J104
J105
J106
J107
J108
J109
J110
J111
J112
J113
J114
J115
J116
J117
J118
J119
J120
J121
J122
J123
J124
J125
J126
J127
J128
J129
J130
J131
J132
J133
J134
J135
J136
J137
J138
J139
J140
J141
J142
J143
J144
J145
J146
J147
J148
J149
J150
J151
J152
J153
J154
J155
J156
J157
J158
J159
J160
J161
J162
J163
J164
J165
J166
J167
J168
J169
J170
J171
J172
J173
J174
J175
J176
J177
J178
J179
J180
J181
J182
J183
J184
J185
J186
J187
J188
J189
J190
J191
J192
J193
J194
J195
J196
J197
J198
J199
J200
J201
J202
J203
J204
J205
J206
J207
J208
J209
J210
J211
J212
J213
J214
J215
J216
J217
J218
J219
J220
J221
J222
J223
J224
J225
J226
J227
J228
J229
J230
J231
J232
J233
J234
J235
J236
J237
J238
J239
J240
J241
J242
J243
J244
J245
J246
J247
J248
J249
J250
J251
J252
J253
J254
J255
J256
J257
J258
J259
J260
J261
J262
J263
J264
J265
J266
J267
J268
J269
J270
J271
J272
J273
J274
J275
J276
J277
J278
J279
J280
J281
J282
J283
J284
J285
J286
J287
J288
J289
J290
J291
J292
J293
J294
J295
J296
J297
J298
J299
J299
J300
J301
J302
J303
J304
J305
J306
J307
J308
J309
J309
J310
J311
J312
J313
J314
J315
J316
J317
J318
J319
J319
J320
J321
J322
J323
J324
J325
J326
J327
J328
J329
J329
J330
J331
J332
J333
J334
J335
J336
J337
J338
J339
J339
J340
J341
J342
J343
J344
J345
J346
J347
J348
J349
J349
J350
J351
J352
J353
J354
J355
J356
J357
J358
J359
J359
J360
J361
J362
J363
J364
J365
J366
J367
J368
J369
J369
J370
J371
J372
J373
J374
J375
J376
J377
J378
J379
J379
J380
J381
J382
J383
J384
J385
J386
J387
J388
J389
J389
J390
J391
J392
J393
J394
J395
J396
J397
J398
J399
J399
J400
J401
J402
J403
J404
J405
J406
J407
J408
J409
J409
J410
J411
J412
J413
J414
J415
J416
J417
J418
J419
J419
J420
J421
J422
J423
J424
J425
J426
J427
J428
J429
J429
J430
J431
J432
J433
J434
J435
J436
J437
J438
J439
J439
J440
J441
J442
J443
J444
J445
J446
J447
J448
J449
J449
J450
J451
J452
J453
J454
J455
J456
J457
J458
J459
J459
J460
J461
J462
J463
J464
J465
J466
J467
J468
J469
J469
J470
J471
J472
J473
J474
J475
J476
J477
J478
J479
J479
J480
J481
J482
J483
J484
J485
J486
J487
J488
J489
J489
J490
J491
J492
J493
J494
J495
J496
J497
J498
J499
J499
J500
J501
J502
J503
J504
J505
J506
J507
J508
J509
J509
J510
J511
J512
J513
J514
J515
J516
J517
J518
J519
J519
J520
J521
J522
J523
J524
J525
J526
J527
J528
J529
J529
J530
J531
J532
J533
J534
J535
J536
J537
J538
J539
J539
J540
J541
J542
J543
J544
J545
J546
J547
J548
J549
J549
J550
J551
J552
J553
J554
J555
J556
J557
J558
J559
J559
J560
J561
J562
J563
J564
J565
J566
J567
J568
J569
J569
J570
J571
J572
J573
J574
J575
J576
J577
J578
J579
J579
J580
J581
J582
J583
J584
J585
J586
J587
J588
J589
J589
J590
J591
J592
J593
J594
J595
J596
J597
J598
J599
J599
J600
J601
J602
J603
J604
J605
J606
J607
J608
J609
J609
J610
J611
J612
J613
J614
J615
J616
J617
J618
J619
J619
J620
J621
J622
J623
J624
J625
J626
J627
J628
J629
J629
J630
J631
J632
J633
J634
J635
J636
J637
J638
J639
J639
J640
J641
J642
J643
J644
J645
J646
J647
J648
J649
J649
J650
J651
J652
J653
J654
J655
J656
J657
J658
J659
J659
J660
J661
J662
J663
J664
J665
J666
J667
J668
J669
J669
J670
J671
J672
J673
J674
J675
J676
J677
J678
J679
J679
J680
J681
J682
J683
J684
J685
J686
J687
J688
J689
J689
J690
J691
J692
J693
J694
J695
J696
J697
J698
J699
J699
J700
J701
J702
J703
J704
J705
J706
J707
J708
J709
J709
J710
J711
J712
J713
J714
J715
J716
J717
J718
J719
J719
J720
J721
J722
J723
J724
J725
J726
J727
J728
J729
J729
J730
J731
J732
J733
J734
J735
J736
J737
J738
J739
J739
J740
J741
J742
J743
J744
J745
J746
J747
J748
J749
J749
J750
J751
J752
J753
J754
J755
J756
J757
J758
J759
J759
J760
J761
J762
J763
J764
J765
J766
J767
J768
J769
J769
J770
J771
J772
J773
J774
J775
J776
J777
J778
J779
J779
J780
J781
J782
J783
J784
J785
J786
J787
J788
J789
J789
J790
J791
J792
J793
J794
J795
J796
J797
J798
J799
J799
J800
J801
J802
J803
J804
J805
J806
J807
J808
J809
J809
J810
J811
J812
J813
J814
J815
J816
J817
J818
J819
J819
J820
J821
J822
J823
J824
J825
J826
J827
J828
J829
J829
J830
J831
J832
J833
J834
J835
J836
J837
J838
J839
J839
J840
J841
J842
J843
J844
J845
J846
J847
J848
J849
J849
J850
J851
J852
J853
J854
J855
J856
J857
J858
J859
J859
J860
J861
J862
J863
J864
J865
J866
J867
J868
J869
J869
J870
J871
J872
J873
J874
J875
J876
J877
J878
J879
J879
J880
J881
J882
J883
J884
J885
J886
J887
J888
J889
J889
J890
J891
J892
J893
J894
J895
J896
J897
J898
J899
J899
J900
J901
J902
J903
J904
J905
J906
J907
J908
J909
J909
J910
J911
J912
J913
J914
J915
J916
J917
J918
J919
J919
J920
J921
J922
J923
J924
J925
J926
J927
J928
J929
J929
J930
J931
J932
J933
J934
J935
J936
J937
J938
J939
J939
J940
J941
J942
J943
J944
J945
J946
J947
J948
J949
J949
J950
J951
J952
J953
J954
J955
J956
J957
J958
J959
J959
J960
J961
J962
J963
J964
J965
J966
J967
J968
J969
J969
J970
J971
J972
J973
J974
J975
J976
J977
J978
J979
J979
J980
J981
J982
J983
J984
J985
J986
J987
J988
J989
J989
J990
J991
J992
J993
J994
J995
J996
J997
J998
J999
J999
J1000
J1001
J1002
J1003
J1004
J1005
J1006
J1007
J1008
J1009
J1009
J1010
J1011
J1012
J1013
J1014
J1015
J1016
J1017
J1018
J1019
J1019
J1020
J1021
J1022
J1023
J1024
J1025
J1026
J1027
J1028
J1029
J1029
J1030
J1031
J1032
J1033
J1034
J1035
J1036
J1037
J1038
J1039
J1039
J1040
J1041
J1042
J1043
J1044
J1045
J1046
J1047
J1048
J1049
J1049
J1050
J1051
J1052
J1053
J1054
J1055
J1056
J1057
J1058
J1059
J1059
J1060
J1061
J1062
J1063
J1064
J1065
J1066
J1067
J1068
J1069
J1069
J1070
J1071
J1072
J1073
J1074
J1075
J1076
J1077
J1078
J1079
J1079
J1080
J1081
J1082
J1083
J1084
J1085
J1086
J1087
J1088
J1089
J1089
J1090
J1091
J1092
J1093
J1094
J1095
J1096
J1097
J1098
J1099
J1099
J1100
J1101
J1102
J1103
J1104
J1105
J1106
J1107
J1108
J1109
J1109
J1110
J1111
J1112
J1113
J1114
J1115
J1116
J1117
J1118
J1119
J1119
J1120
J1121
J1122
J1123
J1124
J1125
J1126
J1127
J1128
J1129
J1129
J1130
J1131
J1132
J1133
J1134
J1135
J1136
J1137
J1138
J1139
J1139
J1140
J1141
J1142
J1143
J1144
J1145
J1146
J1147
J1148
J1149
J1149
J1150
J1151
J1152
J1153
J1154
J1155
J1156
J1157
J1158
J1159
J1159
J1160
J1161
J1162
J1163
J1164
J1165
J1166
J1167
J1168
J1169
J1169
J1170
J1171
J1172
J1173
J1174
J1175
J1176
J1177
J1178
J1179
J1179
J1180
J1181
J1182
J1183
J1184
J1185
J1186
J1187
J1188
J1188
J1189
J1190
J1191
J1192
J1193
J1194
J1195
J1196
J1197
J1198
J1198
J1199
J1199
J1200
J1201
J1202
J1203
J1204
J1205
J1206
J1207
J1208
J1209
J1209
J1210
J1211
J1212
J1213
J1214
J1215
J1216
J1217
J1218
J1219
J1219
J1220
J1221
J1222
J1223
J1224
J1225
J1226
J1227
J1228
J1229
J1229
J1230
J1231
J1232
J1233
J1234
J1235
J1236
J1237
J1238
J1239
J1239
J1240
J1241
J1242
J1243
J1244
J1245
J1246
J1247
J1248
J1249
J1249
J1250
J1251
J1252
J1253
J1254
J1255
J1256
J1257
J1258
J1259
J1259
J1260
J1261
J1262
J1263
J1264
J1265
J1266
J1267
J1268
J1269
J1269
J1270
J1271
J1272
J1273
J1274
J1275
J1276
J1277
J1278
J1279
J1279
J1280
J1281
J1282
J1283
J1284
J1285
J1286
J1287
J1288
J1288
J1289
J1290
J1291
J1292
J1293
J1294
J1295
J1296
J1297
J1298
J1298
J1299
J1299
J1300
J1301
J1302
J1303
J1304
J1305
J1306
J1307
J1308
J1309
J1309
J1310
J1311
J1312
J1313
J1314
J1315
J1316
J1317
J1318
J1319
J1319
J1320
J1321
J1322
J1323
J1324
J1325
J1326
J1327
J1328
J1329
J1329
J1330
J1331
J1332
J1333
J1334
J1335
J1336
J1337
J1338
J1339
J1339
J1340
J1341
J1342
J1343
J1344
J1345
J1346
J1347
J1348
J1349
J1349
J1350
J1351
J1352
J1353
J1354
J1355
J1356
J1357
J1358
J1359
J1359
J1360
J1361
J1362
J1363
J1364
J1365
J1366
J1367
J1368
J1369
J1369
J1370
J1371
J1372
J1373
J1374
J1375
J1376
J1377
J1378
J1379
J1379
J1380
J1381
J1382
J1383
J1384
J1385
J1386
J1387
J1388
J1388
J1389
J1390
J1391
J1392
J1393
J1394
J1395
J1396
J1397
J1398
J1398
J1399
J1399
J1400
J1401
J1402
J1403
J1404
J1405
J1406
J1407
J1408
J1409
J1409
J1410
J1411
J1412
J1413
J1414
J1415
J1416
J1417
J1418
J1419
J1419
J1420
J1421
J1422
J1423
J1424
J1425
J1426
J1427
J1428
J1429
J1429
J1430
J1431
J1432
J1433
J1434
J1435
J1436
J1437
J1438
J1439
J1439
J1440
J1441
J1442
J1443
J1444
J1445
J1446
J1447
J1448
J1449
J1449
J1450
J1451
J1452
J1453
J1454
J1455
J1456
J1457
J1458
J1459
J1459
J1460
J1461
J1462
J1463
J1464
J1465
J1466
J1467
J1468
J1469
J1469
J1470
J1471
J1472
J1473
J1474
J1475
J1476
J1477
J1478
J1479
J1479
J1480
J1481
J1482
J1483
J1484
J1485
J1486
J1487
J1488
J1488
J1489
J1490
J1491
J1492
J1493
J1494
J1495
J1496
J1497
J1498
J1498
J1499
J1499
J1500
J1501
J1502
J1503
J1504
J1505
J1506
J1507
J1508
J1509
J1509
J1510
J1511
J1512
J1513
J1514
J1515
J1516
J1517
J1518
J1519
J1519
J1520
J1521
J1522
J1523
J1524
J1525
J1526
J1527
J1528
J1529
J1529
J1530
J1531
J1532
J1533
J1534
J1535
J1536
J1537
J1538
J1539
J1539
J1540
J1541
J1542
J1543
J1544
J1545
J1546
J1547
J1548
J1549
J1549
J1550
J1551
J1552
J1553
J1554
J1555
J1556
J1557
J1558
J1559
J1559
J1560
J1561
J1562
J1563
J1564
J1565
J1566
J1567
J1568
J1569
J1569
J1570
J1571
J1572
J1573
J1574
J1575
J1576
J1577
J1578
J1579
J1579
J1580
J1581
J1582
J1583
J1584
J1585
J1586
J1587
J1588
J1588
J1589
J1590
J1591
J1592
J1593
J1594
J1595
J1596
J1597
J1598
J1598
J1599
J1599
J1600
J1601
J1602
J1603
J1604
J1605
J1606
J1607
J1608
J1609
J1609
J1610
J1611
J1612
J1613
J1614
J1615
J1616
J1617
J1618
J1619
J1619
J1620
J1621
J1622
J1623
J1624
J1625
J1626
J1627
J1628
J1629
J1629
J1630
J1631
J1632
J1633
J1634
J1635
J1636
J1637
J1638
J1639
J1639
J1640
J1641
J1642
J1643
J1644
J1645
J1646
J1647
J1648
J1649
J1649
J1650
J1651
J1652
J1653
J1654
J1655
J1656
J1657
J1658
J1659
J1659
J1660
J1661
J1662
J1663
J1664
J1665
J1666
J1667
J1668
J1669
J1669
J1670
J1671
J1672
J1673
J1674
J1675
J1676
J1677
J1678
J1679
J1679
J1680
J1681
J1682
J1683
J1684
J1685
J1686
J1687
J1688
J1688
J1689
J1690
J1691
J1692
J1693
J1694
J1695
J1696
J1697
J1698
J1698
J1699
J1699
J1700
J1701
J1702
J1703
J1704
J1705
J1706
J1707
J1708
J1709
J1709
J1710
J1711
J1712
J1713
J1714
J1715
J1716
J1717
J1718
J1719
J1719
J1720
J1721
J1722
J1723
J1724
J1725
J1726
J1727
J1728
J1729
J1729
J1730
J1731
J1732
J1733
J1734
J1735
J1736
J1737
J1738
J1739
J1739
J1740
J1741
J1742
J1743
J1744
J1745
J1746
J1747
J1748
J1749
J1749
J1750
J1751
J1752
J1753
J1754
J1755
J1756
J1757
J1758
J1759
J1759
J1760
J1761
J1762
J1763
J1764
J1765
J1766
J1767
J1768
J1769
J1769
J1770
J1771
J1772
J1773
J1774
J1775
J1776
J1777
J1778
J1779
J1779
J1780
J1781
J1782
J1783
J1784
J1785
J1786
J1787
J1788
J1788
J1789
J1790
J1791
J1792
J1793
J1794
J1795
J1796
J1797
J1798
J1798
J1799
J1799
J1
```

IC0112 GPU MICROPROGRAM GI APR 1982

01 ;SUBROUTINE INITIALIZE REGISTERS AND CONSTANTS

```

02
03 CC210 4040500000652 INTR: ABS   SUB,WRK0,WRK0,BASE      ;BASE:=0, Q:=-1
04 00211 41410400000C ZQQ   SUN      ;Q:=-2
05 00212 004104004400 ZQGS  SUN,C2    ;C2:=2, Q1=-3
06 00213 40450400500C ZQS   SUN,M2    ;M2:=3
07
08 00214 40040000001C LDIM  0000,0010
09 00215 01435400000C RZQ   OR,IMOP   ;M8:=10
10 00216 00451000540C ZQS   SUB,M8
11 00217 40040000400C LDIM  0000,4000
12 00220 01435400000C RZQ   OR,IMOP
13 00221 0045100020CC ZGS   SUB,MESS  ;MESS := 0,-2048
14
15 C0222 000400007777 LDIM  0,7777
16 C0223 01435400000C RZQ   OR,IMOP   ;M12:=7777
17 C0224 40451000600C ZQS   SUB,M12
18 C0225 00040000707C LDIM  0,7070
19 C0226 41475411000C RZR   OR,IMOP,CBCR  ;CBCR:=0,7070
20 C0227 404450002567 CLIM: ABS   SUB,SB,CLOW ;CODE_LOW := 0;
21 C0230 604451003167 ABS   SUB0,SB,CTOP RTN ;CODE_TOP := -1;
22
23
24
25 ;SUBROUTINE CLEAR INTERRUPTS
26
27 CC231 000400000017 CINTR: LDIM  0000,0017
28 C0232 015754000012 RZB   OR,IMOP,WRKO  ;WRKO:=15.
29 C0233 01461410024C CLEAR: CLIN  WRKO
30 C0234 015544000012 ZBB   SUN,WRKO
31 C0235 634400420233 JMP   T,NZ,CLEAR RTN  ;IF WRKO<>0 THEN GOTO CLEAR ELSE RETURN
32
33
34 ;SUBROUTINE DELAY
35
36 C0236 015754000012 DELAY: RZB   OR,IMOP,WRKO
37 C0237 015544000012 DELLP: ZBR   SUN,WRKO
38 C0240 234400420237 JMP   T,NZ,DELLP RTN  ;IF WRKO<>0 THEN GOTO DELLP ELSE RETURN

```

10013 GPU MICROPROGRAM GI APR 1982

11 ;
12 ;
13 ;
14 ;
15 ; THE MAINLOOP FETCHES AN INSTRUCTION, TESTS FOR INTERRUPT AND BUSERRORS
16 ; DURING FETCH, AND CALLS SUBROUTINES FOR ADDRESS CALCULATION AND
17 ; INSTRUCTION EXECUTION
18 CC241 0106450002600 MLOOP: SA SUNO,CLOW,PC ; ALU := PC - CODE-LOW
19 CC242 03440001267C JMP F,NNEG,INT2 ; IF NEG THEN GOTO INT2
20 CC243 0146142202CC ZAR OR,PC,READP ; I/O ADDR:=EPC, READP
21 ;
22 ;
23 ;
24 ;
25 CC254 4157540002C12 INTT: RZB OR,ILEV,WRKO
26 CC255 0C04000000017 LDIN 0000,0017
27 CC256 415660070252 RABR AND,IMOP,WRKO,WRKO,MIX
28 CC257 41064500524C SA SUNO,M2,WRKO
29 CC260 43440101000C JMX F,NNEG
30 CC261 01461410024C CLIN WRKO ; CLEAR INTERRUPT
31 CC262 01064500564C SA SUNO,M8,WRKO
32 CC263 034400410025 JMP T,NNEG,CPU11 ; IF ILEV >= 8 THEN GOTO CPU11
33 CC264 034400000244 JMP F,F,MLOP1 ; GOTO MLOP1
34 ;
35 ;
36 ;
37 ;
38 CC244 0106510032CC MLOOP1: SA SUB0,CTOP,PC ; ALU := CODE-TOP - PC
39 CC245 03440001267C JMP F,NNEG,INT2 ; IF NEG THEN GOTO INT2
40 WJMP T,BERR,FINT ; WAIT, IF BUSERROR THEN GOTO FINT
41 RZBR CR,DATI,WRKO,IR ; WRKO:= DATAIN; IR:=DATAIN(0:11)
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;
60 ;
61 ;
62 ;
63 ;
64 ;
65 ;
66 ;
67 ;
68 ;
69 ;
70 ;
71 ;
72 ;
73 ;
74 ;
75 ;
76 ;
77 ;
78 ;
79 ;
80 ;
81 ;
82 ;
83 ;
84 ;
85 ;
86 ;
87 ;
88 ;
89 ;
90 ;
91 ;
92 ;
93 ;
94 ;
95 ;
96 ;
97 ;
98 ;
99 ;
100 ;
101 ;
102 ;
103 ;
104 ;
105 ;
106 ;
107 ;
108 ;
109 ;
110 ;
111 ;
112 ;
113 ;
114 ;
115 ;
116 ;
117 ;
118 ;
119 ;
120 ;
121 ;
122 ;
123 ;
124 ;
125 ;
126 ;
127 ;
128 ;
129 ;
130 ;
131 ;
132 ;
133 ;
134 ;
135 ;
136 ;
137 ;
138 ;
139 ;
140 ;
141 ;
142 ;
143 ;
144 ;
145 ;
146 ;
147 ;
148 ;
149 ;
150 ;
151 ;
152 ;
153 ;
154 ;
155 ;
156 ;
157 ;
158 ;
159 ;
160 ;
161 ;
162 ;
163 ;
164 ;
165 ;
166 ;
167 ;
168 ;
169 ;
170 ;
171 ;
172 ;
173 ;
174 ;
175 ;
176 ;
177 ;
178 ;
179 ;
180 ;
181 ;
182 ;
183 ;
184 ;
185 ;
186 ;
187 ;
188 ;
189 ;
190 ;
191 ;
192 ;
193 ;
194 ;
195 ;
196 ;
197 ;
198 ;
199 ;
200 ;
201 ;
202 ;
203 ;
204 ;
205 ;
206 ;
207 ;
208 ;
209 ;
210 ;
211 ;
212 ;
213 ;
214 ;
215 ;
216 ;
217 ;
218 ;
219 ;
220 ;
221 ;
222 ;
223 ;
224 ;
225 ;
226 ;
227 ;
228 ;
229 ;
230 ;
231 ;
232 ;
233 ;
234 ;
235 ;
236 ;
237 ;
238 ;
239 ;
240 ;
241 ;
242 ;
243 ;
244 ;
245 ;
246 ;
247 ;
248 ;
249 ;
250 ;
251 ;
252 ;
253 ;
254 ;
255 ;
256 ;
257 ;
258 ;
259 ;
260 ;
261 ;
262 ;
263 ;
264 ;
265 ;
266 ;
267 ;
268 ;
269 ;
270 ;
271 ;
272 ;
273 ;
274 ;
275 ;
276 ;
277 ;
278 ;
279 ;
280 ;
281 ;
282 ;
283 ;
284 ;
285 ;
286 ;
287 ;
288 ;
289 ;
290 ;
291 ;
292 ;
293 ;
294 ;
295 ;
296 ;
297 ;
298 ;
299 ;
300 ;
301 ;
302 ;
303 ;
304 ;
305 ;
306 ;
307 ;
308 ;
309 ;
310 ;
311 ;
312 ;
313 ;
314 ;
315 ;
316 ;
317 ;
318 ;
319 ;
320 ;
321 ;
322 ;
323 ;
324 ;
325 ;
326 ;
327 ;
328 ;
329 ;
330 ;
331 ;
332 ;
333 ;
334 ;
335 ;
336 ;
337 ;
338 ;
339 ;
340 ;
341 ;
342 ;
343 ;
344 ;
345 ;
346 ;
347 ;
348 ;
349 ;
350 ;
351 ;
352 ;
353 ;
354 ;
355 ;
356 ;
357 ;
358 ;
359 ;
360 ;
361 ;
362 ;
363 ;
364 ;
365 ;
366 ;
367 ;
368 ;
369 ;
370 ;
371 ;
372 ;
373 ;
374 ;
375 ;
376 ;
377 ;
378 ;
379 ;
380 ;
381 ;
382 ;
383 ;
384 ;
385 ;
386 ;
387 ;
388 ;
389 ;
390 ;
391 ;
392 ;
393 ;
394 ;
395 ;
396 ;
397 ;
398 ;
399 ;
400 ;
401 ;
402 ;
403 ;
404 ;
405 ;
406 ;
407 ;
408 ;
409 ;
410 ;
411 ;
412 ;
413 ;
414 ;
415 ;
416 ;
417 ;
418 ;
419 ;
420 ;
421 ;
422 ;
423 ;
424 ;
425 ;
426 ;
427 ;
428 ;
429 ;
430 ;
431 ;
432 ;
433 ;
434 ;
435 ;
436 ;
437 ;
438 ;
439 ;
440 ;
441 ;
442 ;
443 ;
444 ;
445 ;
446 ;
447 ;
448 ;
449 ;
450 ;
451 ;
452 ;
453 ;
454 ;
455 ;
456 ;
457 ;
458 ;
459 ;
460 ;
461 ;
462 ;
463 ;
464 ;
465 ;
466 ;
467 ;
468 ;
469 ;
470 ;
471 ;
472 ;
473 ;
474 ;
475 ;
476 ;
477 ;
478 ;
479 ;
480 ;
481 ;
482 ;
483 ;
484 ;
485 ;
486 ;
487 ;
488 ;
489 ;
490 ;
491 ;
492 ;
493 ;
494 ;
495 ;
496 ;
497 ;
498 ;
499 ;
500 ;
501 ;
502 ;
503 ;
504 ;
505 ;
506 ;
507 ;
508 ;
509 ;
510 ;
511 ;
512 ;
513 ;
514 ;
515 ;
516 ;
517 ;
518 ;
519 ;
520 ;
521 ;
522 ;
523 ;
524 ;
525 ;
526 ;
527 ;
528 ;
529 ;
530 ;
531 ;
532 ;
533 ;
534 ;
535 ;
536 ;
537 ;
538 ;
539 ;
540 ;
541 ;
542 ;
543 ;
544 ;
545 ;
546 ;
547 ;
548 ;
549 ;
550 ;
551 ;
552 ;
553 ;
554 ;
555 ;
556 ;
557 ;
558 ;
559 ;
560 ;
561 ;
562 ;
563 ;
564 ;
565 ;
566 ;
567 ;
568 ;
569 ;
570 ;
571 ;
572 ;
573 ;
574 ;
575 ;
576 ;
577 ;
578 ;
579 ;
580 ;
581 ;
582 ;
583 ;
584 ;
585 ;
586 ;
587 ;
588 ;
589 ;
590 ;
591 ;
592 ;
593 ;
594 ;
595 ;
596 ;
597 ;
598 ;
599 ;
600 ;
601 ;
602 ;
603 ;
604 ;
605 ;
606 ;
607 ;
608 ;
609 ;
610 ;
611 ;
612 ;
613 ;
614 ;
615 ;
616 ;
617 ;
618 ;
619 ;
620 ;
621 ;
622 ;
623 ;
624 ;
625 ;
626 ;
627 ;
628 ;
629 ;
630 ;
631 ;
632 ;
633 ;
634 ;
635 ;
636 ;
637 ;
638 ;
639 ;
640 ;
641 ;
642 ;
643 ;
644 ;
645 ;
646 ;
647 ;
648 ;
649 ;
650 ;
651 ;
652 ;
653 ;
654 ;
655 ;
656 ;
657 ;
658 ;
659 ;
660 ;
661 ;
662 ;
663 ;
664 ;
665 ;
666 ;
667 ;
668 ;
669 ;
670 ;
671 ;
672 ;
673 ;
674 ;
675 ;
676 ;
677 ;
678 ;
679 ;
680 ;
681 ;
682 ;
683 ;
684 ;
685 ;
686 ;
687 ;
688 ;
689 ;
690 ;
691 ;
692 ;
693 ;
694 ;
695 ;
696 ;
697 ;
698 ;
699 ;
700 ;
701 ;
702 ;
703 ;
704 ;
705 ;
706 ;
707 ;
708 ;
709 ;
710 ;
711 ;
712 ;
713 ;
714 ;
715 ;
716 ;
717 ;
718 ;
719 ;
720 ;
721 ;
722 ;
723 ;
724 ;
725 ;
726 ;
727 ;
728 ;
729 ;
730 ;
731 ;
732 ;
733 ;
734 ;
735 ;
736 ;
737 ;
738 ;
739 ;
740 ;
741 ;
742 ;
743 ;
744 ;
745 ;
746 ;
747 ;
748 ;
749 ;
750 ;
751 ;
752 ;
753 ;
754 ;
755 ;
756 ;
757 ;
758 ;
759 ;
760 ;
761 ;
762 ;
763 ;
764 ;
765 ;
766 ;
767 ;
768 ;
769 ;
770 ;
771 ;
772 ;
773 ;
774 ;
775 ;
776 ;
777 ;
778 ;
779 ;
770 ;
771 ;
772 ;
773 ;
774 ;
775 ;
776 ;
777 ;
778 ;
779 ;
780 ;
781 ;
782 ;
783 ;
784 ;
785 ;
786 ;
787 ;
788 ;
789 ;
780 ;
781 ;
782 ;
783 ;
784 ;
785 ;
786 ;
787 ;
788 ;
789 ;
790 ;
791 ;
792 ;
793 ;
794 ;
795 ;
796 ;
797 ;
798 ;
799 ;
790 ;
791 ;
792 ;
793 ;
794 ;
795 ;
796 ;
797 ;
798 ;
799 ;
800 ;
801 ;
802 ;
803 ;
804 ;
805 ;
806 ;
807 ;
808 ;
809 ;
800 ;
801 ;
802 ;
803 ;
804 ;
805 ;
806 ;
807 ;
808 ;
809 ;
810 ;
811 ;
812 ;
813 ;
814 ;
815 ;
816 ;
817 ;
818 ;
819 ;
810 ;
811 ;
812 ;
813 ;
814 ;
815 ;
816 ;
817 ;
818 ;
819 ;
820 ;
821 ;
822 ;
823 ;
824 ;
825 ;
826 ;
827 ;
828 ;
829 ;
820 ;
821 ;
822 ;
823 ;
824 ;
825 ;
826 ;
827 ;
828 ;
829 ;
830 ;
831 ;
832 ;
833 ;
834 ;
835 ;
836 ;
837 ;
838 ;
839 ;
830 ;
831 ;
832 ;
833 ;
834 ;
835 ;
836 ;
837 ;
838 ;
839 ;
840 ;
841 ;
842 ;
843 ;
844 ;
845 ;
846 ;
847 ;
848 ;
849 ;
840 ;
841 ;
842 ;
843 ;
844 ;
845 ;
846 ;
847 ;
848 ;
849 ;
850 ;
851 ;
852 ;
853 ;
854 ;
855 ;
856 ;
857 ;
858 ;
859 ;
850 ;
851 ;
852 ;
853 ;
854 ;
855 ;
856 ;
857 ;
858 ;
859 ;
860 ;
861 ;
862 ;
863 ;
864 ;
865 ;
866 ;
867 ;
868 ;
869 ;
860 ;
861 ;
862 ;
863 ;
864 ;
865 ;
866 ;
867 ;
868 ;
869 ;
870 ;
871 ;
872 ;
873 ;
874 ;
875 ;
876 ;
877 ;
878 ;
879 ;
870 ;
871 ;
872 ;
873 ;
874 ;
875 ;
876 ;
877 ;
878 ;
879 ;
880 ;
881 ;
882 ;
883 ;
884 ;
885 ;
886 ;
887 ;
888 ;
889 ;
880 ;
881 ;
882 ;
883 ;
884 ;
885 ;
886 ;
887 ;
888 ;
889 ;
890 ;
891 ;
892 ;
893 ;
894 ;
895 ;
896 ;
897 ;
898 ;
899 ;
890 ;
891 ;
892 ;
893 ;
894 ;
895 ;
896 ;
897 ;
898 ;
899 ;
900 ;
901 ;
902 ;
903 ;
904 ;
905 ;
906 ;
907 ;
908 ;
909 ;
900 ;
901 ;
902 ;
903 ;
904 ;
905 ;
906 ;
907 ;
908 ;
909 ;
910 ;
911 ;
912 ;
913 ;
914 ;
915 ;
916 ;
917 ;
918 ;
919 ;
910 ;
911 ;
912 ;
913 ;
914 ;
915 ;
916 ;
917 ;
918 ;
919 ;
920 ;
921 ;
922 ;
923 ;
924 ;
925 ;
926 ;
927 ;
928 ;
929 ;
920 ;
921 ;
922 ;
923 ;
924 ;
925 ;
926 ;
927 ;
928 ;
929 ;
930 ;
931 ;
932 ;
933 ;
934 ;
935 ;
936 ;
937 ;
938 ;
939 ;
930 ;
931 ;
932 ;
933 ;
934 ;
935 ;
936 ;
937 ;
938 ;
939 ;
940 ;
941 ;
942 ;
943 ;
944 ;
945 ;
946 ;
947 ;
948 ;
949 ;
940 ;
941 ;
942 ;
943 ;
944 ;
945 ;
946 ;
947 ;
948 ;
949 ;
950 ;
951 ;
952 ;
953 ;
954 ;
955 ;
956 ;
957 ;
958 ;
959 ;
950 ;
951 ;
952 ;
953 ;
954 ;
955 ;
956 ;
957 ;
958 ;
959 ;
960 ;
961 ;
962 ;
963 ;
964 ;
965 ;
966 ;
967 ;
968 ;
969 ;
960 ;
961 ;
962 ;
963 ;
964 ;
965 ;
966 ;
967 ;
968 ;
969 ;
970 ;
971 ;
972 ;
973 ;
974 ;
975 ;
976 ;
977 ;
978 ;
979 ;
970 ;
971 ;
972 ;
973 ;
974 ;
975 ;
976 ;
977 ;
978 ;
979 ;
980 ;
981 ;
982 ;
983 ;
984 ;
985 ;
986 ;
987 ;
988 ;
989 ;
980 ;
981 ;
982 ;
983 ;
984 ;
985 ;
986 ;
987 ;
988 ;
989 ;
990 ;
991 ;
992 ;
993 ;
994 ;
995 ;
996 ;
997 ;
998 ;
999 ;
990 ;
991 ;
992 ;
993 ;
994 ;
995 ;
996 ;
997 ;
998 ;
999 ;
1000 ;
1001 ;
1002 ;
1003 ;
1004 ;
1005 ;
1006 ;
1007 ;
1008 ;
1009 ;
1000 ;
1001 ;
1002 ;
1003 ;
1004 ;
1005 ;
1006 ;
1007 ;
1008 ;
1009 ;
1010 ;
1011 ;
1012 ;
1013 ;
1014 ;
1015 ;
1016 ;
1017 ;
1018 ;
1019 ;
1010 ;
1011 ;
1012 ;
1013 ;
1014 ;
1015 ;
1016 ;
1017 ;
1018 ;
1019 ;
1020 ;
1021 ;
1022 ;
1023 ;
1024 ;
1025 ;
1026 ;
1027 ;
1028 ;
1029 ;
1020 ;
1021 ;
1022 ;
1023 ;
1024 ;
1025 ;
1026 ;
1027 ;
1028 ;
1029 ;
1030 ;
1031 ;
1032 ;
1033 ;
1034 ;
1035 ;
1036 ;
1037 ;
1038 ;
1039 ;
1030 ;
1031 ;
1032 ;
1033 ;
1034 ;
1035 ;
1036 ;
1037 ;
1038 ;
1039 ;
1040 ;
1041 ;
1042 ;
1043 ;
1044 ;
1045 ;
1046 ;
1047 ;
1048 ;
1049 ;
1040 ;
1041 ;
1042 ;
1043 ;
1044 ;
1045 ;
1046 ;
1047 ;
1048 ;
1049 ;
1050 ;
1051 ;
1052 ;
1053 ;
1054 ;
1055 ;
1056 ;
1057 ;
1058 ;
1059 ;
1050 ;
1051 ;
1052 ;
1053 ;
1054 ;
1055 ;
1056 ;
1057 ;
1058 ;
1059 ;
1060 ;
1061 ;
1062 ;
1063 ;
1064 ;
1065 ;
1066 ;
1067 ;
1068 ;
1069 ;
1060 ;
1061 ;
1062 ;
1063 ;
1064 ;
1065 ;
1066 ;
1067 ;
1068 ;
1069 ;
1070 ;
1071 ;
1072 ;
1073 ;
1074 ;
1075 ;
1076 ;
1077 ;
1078 ;
1079 ;
1070 ;
1071 ;
1072 ;
1073 ;
1074 ;
1075 ;
1076 ;
1077 ;
1078 ;
1079 ;
1080 ;
1081 ;
1082 ;
1083 ;
1084 ;
1085 ;
1086 ;
1087 ;
1088 ;
1089 ;
1080 ;
1081 ;
1082 ;
1083 ;
1084 ;
1085 ;
1086 ;
1087 ;
1088 ;
1089 ;
1090 ;
1091 ;
1092 ;
1093 ;
1094 ;
1095 ;
1096 ;
1097 ;
1098 ;
1099 ;
1090 ;
1091 ;
1092 ;
1093 ;
1094 ;
1095 ;
1096 ;
1097 ;
1098 ;
1099 ;
1100 ;
1101 ;
1102 ;
1103 ;
1104 ;
1105 ;
1106 ;
1107 ;
1108 ;
1109 ;
1110 ;
1111 ;
1112 ;
1113 ;
1114 ;
1115 ;
1116 ;
1117 ;
1118 ;
1119 ;
1110 ;
1111 ;
1112 ;
1113 ;
1114 ;
1115 ;
1116 ;
1117 ;
1118 ;
1119 ;
1120 ;
1121 ;
1122 ;
1123 ;
1124 ;
1125 ;
1126 ;
1127 ;
1128 ;
1129 ;
1110 ;
1111 ;
1112 ;
1113 ;
1114 ;
1115 ;
1116 ;
1117 ;
1118 ;
1119 ;
1110 ;
1111 ;
1112 ;
1113 ;
1114 ;
1115 ;
1116 ;
1117 ;
1118 ;
1119 ;
1110 ;
1111 ;
1112 ;
1113 ;
1114 ;
1115 ;
1116 ;
1117 ;
1118 ;
1119 ;
1110 ;
1111 ;
1112 ;<

10014 GPU MICROPROGRAM GI APR 1982
01 ;NOT MEMORY ADDRESS

02 ;
03 ;
04 ;ADDRESS CALCULATION SUBROUTINES
05 ;*****
06 ;
07 ; THE ADDRESS CALCULATIONS ARE PERFORMED BY SUBROUTINES
08 ; WHICH ARE CALLED VIA A SEPARATE ADDRESS TABLE
09 ; INPUTS TO THE TABLE IS: AFTER ESCAPE, AFTERAM, IR(8), IR(10,11)
10 ;
11 ; WRKC = EXTENDED DISPLACEMENT
12 ;AFTER ESCAPE = 1 MUST NOT BE USED
13 ;*****
14

!CC15 GPU MICROPROGRAM GI APR 1982
01
02 ;AFTER ESCAPE = 1, AFTER AM = 1 MUST NOT BE USED
03 ;*****
04
05 ;AFTER AM = C
06 ;*****
07
08 CC265 061614160247 DIR: NSZA OR,WRKO,SB,NL,F,INDIR CRTN ; SB:=WRKO; IF NOT INDIRECT THEN RETURN
09 C0266 034400000313 JMP F,F,INADR ; ELSE GOTO INADR;
10
11 CC267 41561400C247 REL: ZAB OR,WRKO,SB ADD,IC,SB,NL,F,INDIR CRTN ; SB:= WRKO
12 CC270 06144016C127 NSAE ADD,IC,SB,NL,F,INDIR ; SB:=SB+IC; IF NOT INDIRECT THEN RETURN
13 CC271 034400000313 JMP F,F,INADR ; ELSE GOTO INADR;
14
15 CC272 414040000242 INDEX: ABQ ADD,WRKO,X ADD,WRKO,X CRTN ; Q:= WRKO + X
16 CC273 0615141600C7 NSZG OR,SB,NL,F,INDIR ; SB:= Q, IF NOT INDIRECT THEN RETURN
17 CC274 034400000313 JMP F,F,INADR ; ELSE GOTO INADR;
18
19 C0275 414040000242 RELX: ABQ ADD,WRKO,X ADD,WRKO,X CRTN ; Q:= WRKO + X
20 CC276 461400160127 NSAG ADD,IC,SB,NL,F,INDIR ; SB:= IC+Q, IF NOT INDIRECT THEN RETURN
21 CC277 034400000313 JMP F,F,INADR ; ELSE GOTO INADR
22
23

10016 GPU MICROPROGRAM GI APR 1982
J1 ;AFTER AM = 1
J2 ;*****
J3

J4 CC300 415440000127 AMR: ABB ADD,IC,SB ; SB:= SB + IC
J5 CC301 415440000247 AMD: ABB ADD,WRKO,SB ; SB:= SB + WRKO
J6 CC302 400410000000 LDIM 1000,0000 ; IMOP:= 10000000
J7 CC303 015664010104 RABR CAND,IMOP,STAT,STAT,CPUST ; AFTER AM:= 0
J8 CC304 634400560313 JMP T,INDIR,INADR ; IF INDIRECT THEN GOTO INADR
J9

J10 CC305 415440000127 AMRX: ABB ADD,IC,SB ; SB:= SBB+IC
J11 CC306 414040000242 AMX: ABQ ADD,WRKO,X ; Q:= X+WRKO
J12 CC307 415400000167 AQB ADD,SB,SB ; SB:= Q+SB
J13 CC310 400410000000 LDIM 1000,0 ; AFTER AM:= 0
J14 CC311 015664010104 RABR CAND,IMOP,STAT,STAT,CPUST ; IF INDIRECT THEN GOTO INADR
J15 CC312 634400560313 JMP T,INDIR,INADR ; ELSE RETURN;
J16

J17 ;INDIRECT ADDRESSING
J18 ;*****
J19 ;INDIRECT ADDRESSING
J20 ;*****
J21
J22 CC313 011640004525 INADR: SAB ADD,C2,IC,IC ; IC:=IC+2;
J23
J24 CC314 0344020000321 INAD1: CAL F,F,GETOP ; WRKO:=ADDRESS
J25 CC315 355614000247 ZAB OR,WRKO,SB ; SB:= ADDRESS, CALL INSTR EXECUTION
J26 CC316 01164022461C SABR ADD,C2,PC,PC,READP ; I/O ADDR:=PC:=PC+2, READP
J27 CC317 034400700254 JMP T,INTR,INTT ; IF INTERRUPT THEN GOTO INTT
J28 CC320 034400000244 JMP F,F,MLOOP1 ;GOTO MLOOP1 (MAIN LOOP)

!0017 GPU MICROPROGRAM GI APR 1982
01 ; SUBROUTINE GET OPERAND
02 ;*****
03 ;
04 ; FETCHES AN OPERAND FROM THE MEMORY LOCATION ADDRESSED BY
05 ; SB + BASE, IF ADDRESS IS WITHIN UPPER AND LOWER LIMIT OR FROM
06 ; LOCATION ADDRESSED BY SB, IF ADDRESS IS WITHIN CPA AREA.
07 ; RETURNS WITH WRK0 = FETCHED OPERAND
08 ; WRK1 = PHYSICAL ADDRESS
09 ; SB = LOGICAL ADDRESS

10 ;
11 C0321 411640220573 GETOP: SABR ADD,BASE,SB,WRK1,READP
12 C0322 034400600332 JMP T,NMADR,NOTM ; IF I/O ADDR < 8 THEN GOTO NOTM
13 C0323 41064500126C SA SUNO,LLIM,WRK1 ; IF ADDRESSES < LOWER LIMIT
14 C0324 434400010331 JMP F,NNEG,GTCPA ; THEN GOTO GTCPA
15 C0325 41065000166C SA SUB,ULIM,WRK1 ; IF ADDRESS >= UPPER LIMIT
16 C0326 434400010331 JMP F,NNEG,GTCPA ; THEN GOTO GTCPA
17 C0327 03440464265E WJMP T,BERR,INTB ; WAIT, IF BUSERROR THEN GOTO INTB
18 C0330 615754001412 RZB OR,DATI,WRKO RTN ; WRKO:= DATAIN, RETURN
19 ;
20 CC331 43440400C332 GTCPA: WJMP F,FALSE,NOTM ; WAIT, GOTO NOTM
21 C0332 015614220173 NOTM: ZABR OR,SB,WRK1,READP ; I/O ADDR:=WRK1:=SB, READP
22 C0333 434400210341 JMP F,NWADR,GTREG ; IF 8 > I/O ADDR >= 0 THEN GOTO GTREG
23 C0334 034400602672 JMP T,NMADR,INTO ; IF I/O ADDR < 0 THEN GOTO INTO
24 C0335 41065000016C SA SUB,CPA,SB ; IF SB >= CPA
25 C0336 434400012672 JMP F,NNEG,INTO ; THEN GOTO INTO
26 C0337 03440464265E WJMP T,BERR,INTB ; IF BUSERROR THEN GOTO INTB
27 C0340 615754001412 RZB OR,DATI,WRKO RTN ; WRKO:= DATAIN, RETURN
28 ;
29 C0341 414154000CC3 GTREG: ZB0 Q:= W(I/O ADDR) ; Q:= W(I/O ADDR)
30 C0342 61551400C012 ZQB WRKO:= Q, RETURN ; WRKO:= Q, RETURN
31

!0018 GPU MICROPROGRAM GI APR 1982
01 ;INSTRUCTION EXECUTION SUBROUTINES
02 ;*****
03 ;
04 ; THE INSTRUCTION EXECUTION SUBROUTINES ARE CALLED
05 ; VIA A SEPARATE ADDRESS TABLE.
06 ; INPUTS TO THE TABLE IS: ESCAPE MODE, IR(0:5)
07 ; SB = EFFECTIVE ADDRESS
08 ;

```

0019 GPU MICROPROGRAM GI APR 1982
)1 ;ADDRESS HANDLING
)2 ;*****
)3
)4 ;MODIFY NEXT ADDRESS, AM, OPCODE = 11
)5
)6 CC343 400410000000C AM: LDIN 1000,0000
)7 00344 6156540101C4 RABR OR,IMOP,STAT,CPUST RTN ; AFTER AM:= 1, RETURN
)8
)9
)10
)11 ;LOAD ADDRESS, AL, OPCODE = 13
)12 CC345 21561400016C AL: ZAB OR,SB,W RTN ; W(IR):= SB, RETURN
)13
)14
)15 ;LOAD ADDRESS COMPLEMENTED, AC, OPCODE = 41
)16
)17 ; ; EX(22):= EX(23):= 0
)18 CC346 0116640051C4 AC: SAB CAND,M2,STAT,STAT
)19 CC347 41561100016C ZAB SUB0,SB,W
)20 CC350 434400430352 JMP T,OVFL,INOFL
)21 CC351 215542000004 ZBB ADDC,STAT RTN ; IF OVERFLOW THEN GOTO INOFL
)22
)23
)24 ;INTEGER OVERFLOW
)25
)26 CC352 4116420045C4 INOFL: SAB ADDC,C2,STAT,STAT
)27 00353 234400542674 JMP T,IMSK,INTA RTN ; EX(22):= 1, EX(23):= CARRY
)28

```

!OC2C GPU MICROPROGRAM GI APR 1982
01 ;WORD INSTRUCTIONS WITH MEMORY REFERENCE
02 ;*****
03 ;LOAD REGISTER, RL, OPCODE = 24
04 ;
05 CC354 034402000321 RL: CAL F,FALSE,GETOP
06 ZAB OR,WRK0,W RTN ; CALL GETOP, WRK0:=OPERAND
07 CC355 61561400024C ; W(IR):= WRK0, RETURN
08
09 ;LOGICAL AND, LA, OPCODE = 4
10 ;
11 CC356 034402000321 LA: CAL F,FALSE,GETOP
12 ABB AND,WRK0,W RTN ; CALL GETOP, WRK0:= OPERAND
13 CC357 21546000024C ; W(IR):= W(IR) AND WRK0, RETURN
14
15 ;LOGICAL OR, LO, OPCODE = 5
16 ;
17 CC360 034402000321 LO: CAL F,FALSE,GETOP
18 ABB OR,WRK0,W RTN ; CALL GETOP, WRK0:= OPERAND
19 CC361 61545400024C ; W(IR):= W(IR) OR WRK0, RETURN
20
21 ;LOGICAL EXCLUSIVE OR, LX, OPCODE = 6
22 ;
23 CC362 034402000321 LX: CAL F,FALSE,GETOP
24 ABB EXOR,WRK0,W RTN ; CALL GETOP, WRK0:= OPERAND
25 CC363 61547000024C ; W(IR):= W(IR) EXOR WRK0

```

!0021 GPU MICROPROGRAM GI APR 1982
;ADD INTEGER WORD, WA, OPCODE = 7
01 CC364 034402000321 WA: CAL F,FALSE,GETTOP
02 CC365 011664005104 SAB CAND,M2,STAT,STAT
03 CC366 01544000024C ABB ADD,WRKO,W
04 CC367 434400430352 JMP T,OVFL,INOFL
05 CC368 2155420000C4 ADDC,STAT RTN
06 CC369
07 CC370
08 CC371
09 CC372
10 CC373
11 CC374
12 CC375
13 CC376
14 CC377
15 CC378
16 CC379

;SUBTRACT INTEGER WORD, WS, OPCODE = 10
;CALL GETTOP, WRKO:= OPERAND
;EX(22):= EX(23):= 0
;W(IR):= W(IR) + WRKO
;IF OVERFLOW THEN GOTO INOFL
;EX(23):= CARRY

;CALL GETTOP, WRKO:= OPERAND
;EX(22):= EX(23):= 0
;W(IR):= W(IR) - WRKO
;IF OVERFLOW THEN GOTO INOFL
;EX(23):= CARRY

;CALL GETTOP, WRKO:= OPERAND
;EX(22):= EX(23):= 0
;W(IR):= W(IR) - WRKO
;IF OVERFLOW THEN GOTO INOFL
;EX(23):= CARRY

```

```

10022 GPU MICROPROGRAM GI APR 1982
01      ;MULTIPLY INTEGER WORD, WM, OPCODE=12
02
03  CC376  034402000321 WM:    CAL   F,F,GETOP
04  CC377  4141540000CC      ZBQ   OR,W
05  CC400  4155600000C1      ZBB   AND,WPRE
06  CC401  4221540004C1      DRZB  OR,WPRE,Z,MC,F,F
07
08  CC402  000400000027      LDIV  0,27
09  CC403  115754000013      RZB   OR,IMOP,WRK1  PUSH
10  CC404  415544000013      ZBB   SUN,WRK1
11
12  CC405  666040024641      MULD  ADD,WRKO,WPRE,SGN,MC,F,NZ LRTN
13
14
15
16  CC406  426045004241      MULD  SUNO,WRKO,WPRE,SGN,NL,F,F
17
18
19  CC407  6155140000CC      ZQB   OR,W          RTN
20

```

```

;WRKO==OPERAND
;Q==W
;WPRE==0
;ADCND==IF Q(23)=1 THEN 0 ELSE 1
;WPRE CON Q==0 CON WPRE CON Q(0:22)
;FOR WRK1==23
;STEP =1 UNTIL 0 DO
;BEGIN
;ADCND==IF ADCND==U THEN WPRE+WRKC
;ELSE WPRE+0
;WPRE CON Q==WPRE(0) CON WPRE CON Q(0:22)
;END
;ADCND==IF Q(23)=1 THEN 0 ELSE 1
;WPRE CON Q==WPRE(0) CON WPRE CON Q(0:22)
;WPRE CON Q==WPRE(C) CON WPRE CON Q(0:22)
;W==Q, RTN

```

```
!0023 GPU MICROPROGRAM GI APR 1982  
01 ;DIVIDE INTEGER WORD, WD, OPCODE=30
```

```

LOC24 GPU MICROPROGRAM GI APR 1982
J1 CC427 400400000026 WD1: LDIV 0,26
J2 CC430 515754000014 RZB OR,IMOP,WRK2 PUSH
J3 CC431 015544000014 ZBB SUN,WRK2
J4 CC432 273043025253 DIVD ADDX,WRKO,WRK1,ADC,DC,F,NZ LRTN
J5 CC433 023154004015 DLZF OR,WRK3,ADC,NL,F,F
J6 CC434 031443001253 DIVA ADDX,WRKO,WRK1,DC,F,F
J7 CC435 023154004015 DLZE OR,WRK3,ADC,NL,F,F
J8 CC436 425440000253 MULN ADD,WRKO,WRK1,NL,F,F
J9 CC437 014451000272 ; AT THIS POINT Q=QUOTIENT AND WRK1=REMAINDER
J10 CC440 034400020445 ; THE EQUATION: DIVIDEND=QUOTIENT*DIVISOR+REMAINDER, IS FULFILLED
J11 CC441 01461400026C ; IF REMAINDER=DIVISOR
J12 CC442 43440002045C ; THEN GOTO WDCOR
J13 CC443 414470000261 ; IF REMAINDER<0
J14 CC444 03440041045C ; THEN GOTO WDEND
J15 CC445 415445000253 ; IF SIGN OF DIVIDEND=SIGN OF REMAINDER
J16 CC446 414101000000 ; THEN GOTO WDEND
J17 CC447 034400430452 ; REMAINDER:=REMAINDER-DIVISOR
J18 CC448 015614000261 ; QUOTIENT:=QUOTIENT+1
J19 CC449 615514000000 ; IF OVERFLOW THEN GOTO WDOFL
J20 CC450 011654004504 ; WDOFL:=WPRE:=REMAINDER
J21 CC451 615514000000 ; WEND:=QUOTIENT, RTN
J22 CC452 011654004504 ; EX(22):=1
J23 CC453 234400542674 ; IF INT MASK=1 THEN GOTO INTA ELSE RTN

```

;HALF-WORD INSTRUCTIONS WITH MEMORY REFERENCE

```

01
02
03
04
05 ;LOAD HALF REGISTER, HL, OPCODE=3
06
07 00454 034402000321 HL: CAL F,F,GETOP ; WRKO:= OPERAND
08 CC455 034400620457 JMP T,ODD,BLRGT ; IF ODD ADDR THEN GOTO BLRG
09 00456 015354001252 SWAP WRKO,WRKO ; WRKO:= WRKO(12:23) CON WRKO(0:11)
10 00457 411660006252 HLRGT: SAB AND,M12,WRKO,WRKO ; WRKO:= 12 EXT 0 CON WRKO(12:23)
11 00460 41415400000C OR,W Q:=W ; Q:= W
12 00461 01172400600C SQB W:=W(W(0:11)) CON 12 EXT 0 ; W:=W OR WRKO, RTN
13 00462 615454000024C ABB OR,WRKO,W RTN ; W:=W OR WRKO, RTN
14
15
16 ;LOAD INTEGER HALF-WORD (BYTE), ZERO EXTENSION, BZ, OPCODE=23
17
18 00463 034402000321 BZ: CAL F,F,GETOP ; WRKO:=OPERAND
19 CC464 434400620466 JMP T,ODD,BZRGT ; IF ODD ADDR THEN GOTO BZRGT
20 00465 015354001252 SWAP WRKO,WRKO ; WRKO:=WRKO(12:23) CON WRKO(0:11)
21 00466 21166000624C BZRGT: SAB AND,M12,WRKO,W RTN ; W:=12 EXT 0 CON WRKO(12:23), RTN
22
23
24 ;LOAD INTEGER HALF-WORD (BYTE), SIGN EXTENSION, BL, OPCODE=2
25
26 00467 034402000321 BL: CAL F,F,GETOP ; WRKO:= OPERAND
27 CC470 434400620472 JMP T,ODD,BLRGT ; IF ODD ADDR THEN GOTO BLRG
28 00471 015354001252 SWAP WRKO,WRKO ; WRKO:= WRKO(12:23) CON WRKO(0:11)
29 00472 61535400064C BLRG: EXT W:=12 EXT WRK(12) CON WRKO(12:23), RTN
30

```

10026 GPU MICROPROGRAM GI APR 1982

D1 ADD INTEGER HALF-WORD (BYTE), BA, OPCODE = 22

D2
D3 CC473 C34402000321 BA: CAL F, FALSE, GETOP ; CALL GETOP, WRKO:= OPERAND
D4 CC474 011664005104 SAB CAND,M2,STAT,STAT ; EX(22):=EX(23):=C
D5 CC475 434400620477 JMP T,ODD,BARGT ; IF I/O ADDR(23) = 1 THEN GOTO BARGT
D6 CC476 015354001252 SWAP WRKO,WRKO ; WRKO:= WRKO(12:23) CON WRKO(0:11)
D7 CC477 015354000652 BARGT: EXT WRKO,WRKO ; WRKO:= 12EXT WRKO(12) CON WRKO(12:22)
D8 CC500 015440000240 ABB ADD,WRKO,W ; W:= W + WRKO
D9 CC501 434400430352 JMP T,OVFL,INOFL ; IF OVERFLOW THEN GOTO INOFL
D10 CC502 2155420000C4 ADDC,STAT RTN ; EX(23):= CARRY, RETURN
D11

D12 ; SUBTRACT INTEGER HALF-WORD (BYTE), BS, OPCODE = 21
D13
D14 CC503 034402000321 BS: CAL F, FALSE, GETOP ; CALL GETOP, WRKO:= OPERAND
D15 CC504 011664005104 SAB CAND,M2,STAT,STAT ; EX(22):=EX(23):=C
D16 CC505 434400620507 JMP T,ODD,BSRGT ; IF ODD ADDR THEN GOTO BSRGT
D17 CC506 015354001252 SWAP WRKO,WRKO ; WRKO:= WRKO(12:23) CON WRKO(0:11)
D18 CC507 015354000652 BSRGT: EXT WRKO,WRKO ; WRKO:= 12EXT WRKO(12) CON WRKO(12:23)
D19 CC510 015445000240 ABB SUND,WRKO,W ; W:= W - WRKO
D20 CC511 434400430352 JMP T,OVFL,INOFL ; IF OVERFLOW THEN GOTO INOFL
D21 CC512 2155420000C4 ADDC,STAT RTN ; EX(23):= CARRY
D22
D23

D24 ; LOAD EXCEPTION REGISTER, XLR, OPCODE = 20
D25
D26 CC513 034402000321 XL: CAL F, FALSE, GETOP ; CALL GETOP, WRKO:= OPERAND
D27 CC514 434400620516 JMP T,ODD,XLRGT ; IF ODD ADDR THEN GOTO XLRGT
D28 CC515 015354001252 SWAP WRKO,WRKO ; WRKO:=WRKO(12:23) CON WRKO(0:11)
D29 CC516 400400000007 XLRGT: LDIV 0000,0007 ; IMOP:= 00000007
D30 CC517 015660000252 RAB AND,IMOP,WRKO,WRKO ; WRKO:= 21EXT CON WRKO(21:23)
D31 CC520 415664000104 RAB CAND,IMOP,STAT,STAT ; STAT:= STAT(0:20) CON 3 EXT 0
D32 CC521 215454000244 ABB OR,WRKO,STAT RTN ; STAT:= STAT(0:20) CON WRKO(21:23), RETURN

```

!OC27 GPU MICROPROGRAM GI APR 1982
;STORE INSTRUCTIONS
;*****  

01
02
03
04 ;SUBROUTINE STORE WORD
05
06 ;STORES W(CIR) IN THE ADDRESSED MEMORY LOCATION
07 ; RETURNS WITH: I/O ADDRESS=ADDRESS OF MEMORY LOCATION
08 ;           : WRK1=SB+BASE
09 ;           :  

10
11 CC522 411640000573 STWD:    SAB      ADD,SB,WRK1
12 CC523 41064500126C          SA       SUNO,LLIM,WRK1
13 CC524 434400010532          JMP     F,NNEG,STWD1
14 CC525 41065000166C          SA       SUB,ULIM,WRK1
15 CC526 434400012672          JMP     F,NNEG,INTO
16 CC527 01455403000C          ZBR     OR,W,DATA
17 CC530 014554620013          ZBR     OR,WRK1,WRTP
18 CC531 634400602672          JMP     T,NWADR,JINTO   RTN
19 CC532 4141540000CC          STWD1:   ZBQ     OR,W
20 CC533 41064500556C          STWD2:   SA      SUNO,M8,SB
21 CC534 C34400412672          JMP     T,NNEG,INTO
22 CC535 414554220007          ZBR     CR,SB,READP
23 CC536 434400612672          JMP     T,NWADR,INTO   RTN
24 CC537 615514000003          ZQR     CR,GRX

```

;WRK1:=SB+BASE
;IF WRK1<LOWER LIMIT
;THEN GOTO STWD1
;IF WRK1>UPPER LIMIT
;THEN GOTO INTC
;DATAOUT:=W(CIR)
;I/O ADDR:=WRK1, WRITEP
;IF I/O ADDR<8 THEN GOTOINTO ELSE RTN
;Q:=W(CIR)
;IF SB>=8
;THEN GOTO INTO
;I/O ADDR:=SB, READP
;IF 0<I/O ADDR<8 THEN GOTO INTC
;W(I/O ADDR):=Q, RTN

95

!0029 GPU MICROPROGRAM GI APR 1982 ; SUBROUTINE GET OPERAND FOR WRITE MODIFICATION

01
02
03 ; FETCHES AN OPERAND FROM THE MEMORY LOCATION ADDRESSED BY SB+BASE
04 OR FROM W(SB) IF 0<SB<8.
05 ; RETURNS WITH WRKO=FETCHED OPERAND

06
07 CC561 41164022C575 GTW0P: SABR ADD, BASE, SB, WRK3, READP
08 CC562 43440600572 JMP T,NMADR,GTW01 ; IF I/O ADDR < 8 THEN GOTO GTW01
09 CC563 41064500132C SA ; IF WRK3 < LOWER LIMIT
10 CC564 034400010571 JMP F,NNEG,GTW02 ; THEN GOTO GTW02
11 CC565 41065000172C SUB,ULIM,WRK3 ; IF WRK3 <= UPPER LIMIT
12 CC566 434400012672 SA ; THEN GOTO INTO
13 CC567 034404642656 JMP F,NNEG,INTO ; WAIT, IF BUSERROR THEN GOTO INTB
14 CC570 615754001412 WJMP T,BERR,INTB
15 RZB OR,DATAI,WRKO RTN ; WRKO:= DATAIN, RTN

16 CC571 034404000572 GTW02: WJMP F,F,GTW01,
17 CC572 01461422016C GTW01: ZAR CR,SB,READP ; IF 0 =< I/O ADDR < 8 THEN GOTO GTW03
18 CC573 034400210575 JMP F,NWADR,GTW03 ; WAIT, GOTO INTO
19 CC574 434404002672 WJMP F,F,INTO
20
21 CC575 4141540000C3 GTW03: ZBQ OR,GRX ; Q:= W(I/O ADDR)
22 CC576 615514000012 ZQB OR,WRKO RTN ; WRKO:= Q, RTN

02 CC577 434402000561 HS: CAL F,F,GTWOP
 C4 CC600 41415400000C CR,W
 C5 CC601 011720006013 SQB
 C6 CC602 434400620613 JMP
 C7 CC603 015354001273 HSLFT: SWAP
 C8 CC604 411660006252 AND,M12,WRK0,WRK0
 C9 CC605 415454030272 HSTOR: ABBR
 11 CC606 434400210612 JMP
 12 CC607 01064062056C FNWADR,HSREG
 13 CC610 034400602672 ADD,SB,WRTP
 14 CC611 634404642656 T,NMADR,INT0
 15 CC612 615614000243 WJMP
 16 CC613 011664006252 HSREG: T,BERR,INTB
 17 CC614 4344000006C5 SAP RTN
 18 CC615 434402000561 WRK0,WRK0
 19 CC616 400400000007 F,F,HSTOR
 20 ;STORE EXCEPTION REGISTER, XS, OPCODE = 33
 21 CC617 015660000113 LDIN
 22 CC618 434402000561 XS: RAB
 23 CC619 434402000007 AND,IMOP,STAT,WRK1
 24 CC620 434400620613 JNP
 25 CC621 4344000006C3 JNP
 26 CC622 4344000006C3 F,F,HSLFT
 27 CC623 4344000006C3

PROC0:= MEMORY WORD
 Q5:= W
 WRK1:= 12EXT0 CON 0(12:23)
 T5:= I/O ADDR(23)=1 THEN GOTO HSRGT
 WRK1:= WRK1(12:23) CON WRK1(0:11)
 WRK0:= 12EXT0 CON WRK0(12:23)

DATAOUT:= WRK0:= WRKO OR WRK1
 IF I/O =< I/O ADDR < 8 THEN GOTO HSREG
 IF I/O ADDR=> SP + BASE, WRTP
 IF I/O ADDR < 8 THEN GOTO INT0
 WAIT, IF BUSERROR THEN GOTO INTB ELSE RTN
 W(I/O ADDR):= WRKO, RTN
 WRKO:= WRKO(0:11) CON 12EXTO
 GOTO HSTOR

10031 GPU MICROPROGRAM GI APR 1982 ;EXCHANGE REGISTER AND MEMORY WORD, RX, OPCODE = 31

01 C0622 434402000C561 RX: CAL F,F,GTWOP
 02 C0623 4141540000CC ZBG OR,W
 03 C0624 41451403000C ZQR OR,DATA
 04 C0625 034400210621 IMP F,NWADR,RXREG
 05 C0626 01064062056C CAR ADD,BASE,SB,WRTP
 06 C0627 01561400024C ZAB OR,WRKO,W
 07 C0630 634404642656 WJMP T,BERR,INTB RTN
 08 C0631 C155140000C3 RXREG: ZQB OR,GRX
 09 C0632 61561400024C ZAB OR,WRKO,W RTN

00 WRKO:= MEMORY WORD
 01 Q:= W(IIR)
 02 DATAOUT:= Q
 03 IF Q < I/O ADDR < 8 THEN GOTO RXREG
 04 I/O ADDR:= SB + BASE, WRITEP
 05 W(IIR):= WRKO
 06 IF BUSERROR THEN GOTO INTB ELSE RTN
 07 W(I/O ADDR):= Q
 08 W(IIR):= WRKO, RTN

01 DOUBLE-WORD INSTRUCTIONS WITH MEMORY REFERENCE
 02 *****
 03 *****
 04 *****
 05 ;SUBROUTINE GET DOUBLE-WORD
 06 ;
 07 ; FETCHES A DOUBLE-WORD FROM THE ADDRESSED MEMORY LOCATION.
 08 ; AND THE PRECEDING MEMORY LOCATION.
 09 ; RETURNS WITH: WRK1 = WORD(ADDRESS)
 10 ; WRKO = WORD(ADDRESS-2)

11
 12 CC633 011640220574 GTDW0: SABR
 13 CC634 034400600652 T,NMADR,GTDW1
 14 CC635 0106450013CC SA
 15 CC636 434400010651 JMP
 16 CC637 01065000170C SA
 17 CC640 434400010651 JMP
 18 CC641 034404642656 WJMP
 19 CC642 415754001413 RZB
 20 CC643 011645224714 SABR
 21 CC644 011645004567 SAB
 22 CC645 0106450013CC SA
 23 CC646 434400010661 F,NNEG,GTDW3
 24 CC647 034404642656 WJMP
 25 CC650 615754001412 RZB
 26
 27 CC651 434404000652 GTDW2: WJMP
 28 CC652 01461422016C GTDW1: ZAR
 29 CC653 034400610665 JMP
 30 CC654 414154000003 ZBQ
 31 CC655 415514000013 ZQB
 32 CC656 011645224567 SABR
 33 CC657 414154000003 GTDW5: ZBQ
 34 CC660 615514000012 ZQR
 35
 36 CC661 434404000662 GTDW3: WJMP
 37 CC662 01461422016C GTDW4: ZAR
 38 CC663 034400210657 JMP
 39 CC664 034400002672 F,F,INTO
 40
 41 ADD,SB,WRK2,READP
 42 T,NMADR,GTDW1
 43 SUNO,LLIM,WRK2
 44 F,NNEG,GTDW2
 45 SUB,ULIM,WRK2
 46 F,NNEG,GTDW2
 47 T,BERR,INTB
 48 OR,DATI,WRK1
 49 SUNO,C2,WRK2,READP
 50 SUNO,C2,SB,SB
 51 SUNO,LLIM,WRK2
 52 F,NNEG,GTDW3
 53 T,BERR,INTB
 54 OR,DATI,WRKO RTN
 55
 56 SABR
 57 JMP
 58 SA
 59 JMP
 60 SA
 61 JMP
 62 WJMP
 63 RZB
 64 SABR
 65 SAB
 66 SA
 67 JMP
 68 WJMP
 69 RZB
 70
 71 F,F,GTDW1
 72 OR,SB,READP
 73 T,NWADR,GTDW6
 74 OR,GRX
 75 OR,WRK1
 76 SUNO,C2,SB,SB,READP
 77 OR,GRX
 78 OR,WRK0 RTN
 79
 80 SABR
 81 ZBQ
 82 ZQB
 83 SABR
 84 ZBQ
 85 ZQR
 86
 87 WJMP
 88 ZAR
 89 JMP
 90 F,F,INTO
 91
 92 F,F,GTDW4
 93 OR,SB,READP
 94 F,NWADR,GTDW5
 95 F,F,INTO
 96
 97 F,F,GTDW4
 98 OR,SB,READP
 99 F,NWADR,GTDW5
 100 F,F,INTO
 101
 102 ; WAIT, GOTO GTDW4
 103 ; I/O ADDR:= SB, READP
 104 ; IF 0 > I/O ADDR >= 8 THEN GOTO GTDW6
 105 ; Q := W(I/O ADDR)
 106 ; WRK1 := Q
 107 ; I/O ADDR:= SB := SB - 2
 108 ; Q := W(I/O ADDR)
 109 ; WRKO := Q, RETURN
 110
 111 ; WAIT, GOTO GTDW4
 112 ; I/O ADDR:= SB, READP
 113 ; IF 0 < I/O ADDR < 8 THEN GOTO GTDW5
 114 ; GOTO INTO

!0033 GPU MICROPROGRAM GI APR 1982

```

01 CC665 034400602672 GTDW6: JMP T,NMADR,INT0
02 CC666 41065000016C SUB,CPA,SB
03 CC667 434400012672 F,NNEG,INT0
04 CC670 034404642656 WJMP T,BERR,INTB
05 CC671 415754001413 RZB OR,DAТИ,WRK1
06 CC672 C11645224567 SABR SUNO,C2,SB,READP
07 CC673 034400602672 JMP T,NMADR,INT0
08 CC674 034404642656 WJMP T,BERR,INTB
09 CC675 615754001412 RZB OR,DAТИ,WRKO  RTN

```

; IF I/O ADDR < 8 THEN GOTO INTO
; IF SB >= CPA
; THEN GOTO INTO
; WAIT, IF BUSERROR THEN GOTO INTB
; WRK1:= DATAIN
; I/O ADDR:= SB := SB - 2
; IF I/O ADDR < 8 THEN GOTO INTO
; WAIT, IF BUSERROR THEN GOTO INTO
; WRKO:= DATAIN, RETURN

!OC34 GPU MICROPROGRAM GI APR 1982

```

01      ;LOAD DOUBLE REGISTER, DL, OPCODE = 66
02      CC676 034402000633 DL:    CAL    F,F,GTDW
03      CC677 41561400026C          ZAB    OR,WRK1,W
04      CC700 4344006007C2          JMP    T,NMADR,DL1
05      CC701 215614000241          ZAB    OR,WRKO,WPRE
06      RTN
07
08      CC702 4141540000C3 DL1:   ZBQ    OR,GRX
09      CC703 215514000001          ZQB    OR,WPRE
10      RTN
11
12      ;ADD INTEGER DOUBLE WORD, AA, OPCODE = 70
13
14      CC704 034402000633 AA:    CAL    F,F,GTDW
15      CC705 011664005104          SAB    CAND,M2,STAT,STAT
16      CC706 41544000026C          ABB    ADD,WRK1,W
17      CC707 014052000377          ABG    SUBC,WRKS,WRKS
18      CC710 022154000417          DSRB   OR,WRK5,Z,MC
19      CC711 4344026000657          CAL    T,NMADR,GTDWS
20
21      CC712 415443000241          ABB    ADDX,WRKO,WPRE
22      CC713 434400430352          JMP    T,OVFL,INOFL
23      CC714 215542000004          ZBB    ADDC,STAT
24
25

```

```

01      ;WRK1:= WORD(ADDR), WRKO:= WORD(ADDR-2)
02      ;W(IR):= WRK1
03      ;IF I/O ADDR<8 THEN GOTO DL1
04      ;WPRE(IR):= WRKO, RETURN
05
06      CC702 4141540000C3 DL1:   ZBQ    ;WPRE(IR):=W(I/O ADDR), RTN
07      CC703 215514000001          ZQB    ;WPRE(IR):=W(I/O ADDR), RTN
08      RTN
09
10      ;ADD INTEGER DOUBLE WORD, AA, OPCODE = 70
11
12      CC704 034402000633 AA:    CAL    F,F,GTDW
13      CC705 011664005104          SAB    CAND,M2,STAT,STAT
14      CC706 41544000026C          ABB    ADD,WRK1,W
15      CC707 014052000377          ABG    SUBC,WRKS,WRKS
16      CC710 022154000417          DSRB   OR,WRK5,Z,MC
17      CC711 4344026000657          CAL    T,NMADR,GTDWS
18
19      CC712 415443000241          ABB    ADDX,WRKO,WPRE
20      CC713 434400430352          JMP    T,OVFL,INOFL
21      CC714 215542000004          ZBB    ADDC,STAT
22
23      RTN
24
25

```

10035 GPU MICROPROGRAM GI APR 1982
 01 ;SUBTRACT INTEGER DOUBLE WORD, SS, OPCODE = 71
 02 CC715 034402000633 SS: CAL F,F,GTDWD
 03 CC716 0116640051C4 SAB CAND,M2,STAT,STAT
 04 CC717 41544500026C ABB SUNO,WRK1,W
 05 CC720 014052000377 ABQ SUBC,WRK5,WRK5
 06 CC721 022154000417 DSRP OR,WRK5,Z,MC
 07 CC722 434402600657 CAL TNMADR,GTDWS
 08 CC723 015447000241 ABB SUNX,WRKO,WPRE
 09 CC724 434400430352 JMP T,OVFL,INOFLL
 10 CC725 2155420000C4 ADDC,STAT RTN
 11 EX(23):= CARRY, RTN
 12 EX(23):= WORD(ADDR), WRKO:= WORD(ADDR-2)
 13

!CC36 GPU MICROPROGRAM GI APR 1982
 01 ;SHIFT INSTRUCTIONS
 02 ;*****
 03
 04 ;SUBROUTINE SET SHIFT COUNT
 05
 06
 07 ; WRKC:= IF 0 < WRKO == 48 THEN WRKO
 08 ; IF -48 == WRKO < C THEN -WRKO ELSE 48
 09

| | | | | | |
|----------|--------------|--------|------|---------------|------------------------------|
| 10 CC726 | 415551000012 | SCNTR: | ZBB | SUB0,WRKO | ; WRKO:= -WRKO |
| 11 CC727 | 00040000006C | SCNTL: | LDIW | C,60 | ; IMOP:= 48. |
| 12 CC730 | 41464400024C | | RA | SUN,IMOP,WRKO | ; IF WRKO > 48 |
| 13 CC731 | 234400410732 | | JMP | T,NNEG,SCNT1 | ; THEN GOTO LDCT ELSE RETURN |
| 14 CC732 | 615754000012 | SCNT1: | RZB | CR,IMOP,WRKO | ; WRKO:= 48, RETURN |

!0037 GPU MICROPROGRAM GT APR 1982

01 ;ARITHMETICALLY SHIFT SINGLE, AS, OPCODE = 44

```

02 OR,SB,WRKO
03 CC733 415614000172 AS: ZAB      ; WRKO:= SB
04 CC734 034400010751   JMP      ; IF SB < 0 THEN GOTO ASR
05 CC735 434400020755   JMP      ; IF SB = 0 THEN GOTO ASR1
06 CC736 434402000727 ASL: CAL      ; WRKO:= IF WRKO > 48 THEN 48 ELSE WRKO
07 CC737 0116640051C4 SAB      ; EX(22):=EX(23):=0
08 CC740 11555400000CC  ZBB      ; W:= W, PUSH
09          T,NORM,ASOF1
10 CC741 03440245075C CAL      ; IF W(0) <> W(1) THEN EX(22):=1
11 CC742 015544000012 ZBB      ; WRKO:= WRKO - 1
12 CC743 26355402000CC SLZB     ; W:= W(1:23) CON C
13          T,NORM,ASOF1
14 CC744 03440245075C CAL      ; IF WRKO = 0 THEN POP ELSE REPEAT
15 CC745 4106600045CC ASLOF: SA      ; IF W(0)<>W(1) THEN EX(22):=1
16 CC746 634400420747   JMP      ; IF EX(22):=1
17 CC747 234400542674 ASOF2: JMP      ; THEN GOTO ASOF2 ELSE RTN
18          T,IMSK,INTA
19 CC750 6116540045C4 ASOF1: SAB      ; IF INT MASK=1 THEN GOTO INTA ELSE RTN
20          OR,C2,STAT,STAT
21          F,F,SCNTR
22 CC751 034402000726 ASR: CAL      ; WRKO:= IF WRKO >= -48 THEN -WRKO ELSE 48
23 CC752 11555400000CC ZBB      ; W:= W, PUSH
24          SUN,WRKO
25 CC753 015544000012 ZBB      ; WRKO:= WRKO - 1
26 CC754 2625400240CC SRZB     ; W:= W(0) CON W(0:22)
27          ADD,W,SGN,NL,F,NZ
28 CC755 6116640051C4 ASR1: SAB      ; LRTN : IF WRKO = 0 THEN POP ELSE REPEAT
          CAND,M2,STAT,STAT
          RTN : EX(22):= EX(23):= 0, RETURN
          RTN

```

!OC38 GPU MICROPROGRAM GI APR 1982

01 !ARITHMETICALLY SHIFT DOUBLE, AD, OPCODE = 45

```

02 CC756 01166400051C4 AD:      SAB      CAND,M2,S,AT,STAT
03 CC757 4141540000CC          ZBG      OR,W
04 CC758 415614000172          ZAB      OR,SB,WRKO
05 CC759 034400010773          JMP      F,NEG,ADR
06 CC760 034400010773          JMP      T,NZ,ADL
07 CC761 634400420763          CAL      F,F,SCNTL
08 CC762 634400420763          CAL      OR,WPRE,PUSH
09 CC763 434402000727 ADL:    ZBR
10 CC764 51555400000C1          CAL      IF WPRE(0) <> WPRE(1) THEN EX(22):=1
11 CC765 03440245075C          CAL      IF WRKO:=0 THEN GOTO ADR
12 CC766 015544000012          SUN,WRKO  IF SB < 0 THEN GOTO ADR
13 CC767 26315402000C1          OR,WPRE,Z,NL,F,NZ  IF SB <> 0 THEN GOTO ADL ELSE RTN
14                               DL2B      LRTN
15                               T,NORM,ASOFF1
16 CC770 03440245075C          CAL      IF WRKO:=0 THEN POP ELSE REPEAT
17 CC771 0155140000CC          ZBB      IF WPRE(0)<>WPRE(1) THEN EX(22):=1
18 CC772 434400000745          JRP      IF W:=Q
19                               F,F,ASLOF  GOTO ASLOF
20                               F,F,SCNTR
21 CC773 034402000726 ADR:    CAL      IF WRKO:= IF WRKO <= -48 THEN -WRKO ELSE 48
22 CC774 5155540000C1          ZBB      IF WPRE:= WPRE, PUSH
23                               DRZB      IF WRKO:= WRKO - 1
24 CC775 015544000012          SUN,WRKO  IF WPRE CON Q:= WPRE(0) CON WPRE CON Q(0:22)
25 CC776 2621400240C1          ADD,WPRE,SGN,NL,F,NZ  IF WRKO = 0 THEN POP ELSE REPEAT
26                               OR,W      LRTN
27 CC777 615514000CCC          ZQB      IF W:= Q, RTN

```

10039 GPU MICROPROGRAM GI APR 1982

;LOGICALLY SHIFT SINGLE, LS, OPCODE = 46

```

01
02 C1000 415614000172 LS: ZAB OR,SB,WRKO
03 C1001 03440001101C JMP F,NNEG,LSR
04 C1002 6344004210C3 JMP T,NZ,LSL RTN
05 C1003 434402000727 LSL: CAL F,F,SCNTL
06 C1004 1155400000C C OR,W PUSH ZBB
07
08
09 C1005 015544000012 ZBB SUN,WRKO ; WRKO:= SB
01006 26355402000C SLZB OR,W,Z,NL,F,NZ LRTN ; IF SB < 0 THEN GOTO LSR
011
012
013 C1007 215554000CCC ZBB OR,W RTN ; IF SB <> 0 THEN GOTO LSL ELSE RTN
014 C1010 034402000726 LSR: CAL F,F,SCNTL ; WRKO:= IF WRKO >= -48 THEN -WRKO ELSE 48
015 C1011 11555400000C ZBB OR,W PUSH ; W:= W, PUSH
016
017 C1012 015544000012 ZBB SUN,WRKO ; IF WRKO = 0 THEN POP ELSE REPEAT
018 C1013 66255402000C SRZB OR,W,Z,NL,F,NZ LRTN ; W:= W, RTN
019
020 C1014 21555400000C ZBB OR,W RTN ; W:= W, RTN
021
022 ;LOGICALLY SHIFT DOUBLE, LD, OPCODE = 47
023
024 C1015 415614000172 LD: ZAB OR,SB,WRKO ; WRKO:= SB
025 C1016 034400011025 JMP F,NNEG,LDR ; IF SB < 0 THEN GOTO LDR
026 C1017 23440042102C JMP T,NZ,LDL RTN ; IF SB <> 0 THEN GOTO LDL ELSE RTN
027 C1020 434402000727 LDL: CAL F,F,SCNTL ; WRKO:= IF WRKO < 48 THEN WRKO ELSE 48
028 C1021 11415400000C ZBQ OR,W PUSH
029
030 C1022 015544000012 ZBB SUN,WRKO ; WRKO:= -1
01023 263154020001 DLZB OR,W,PRE,Z,NL,F,NZ LRTN ; WPRE CON Q:= WPREG(1:22) CON Q CON 0
032
033 C1024 61551400000C ZQB OR,W RTN ; IF WRKO = 0 THEN POP ELSE RTN
034
035 C1025 034402000726 LDR: CAL F,F,SCNTL ; Q:= Q, RTN
01026 11415400000C ZBQ OR,W PUSH ; WRKO:= IF WRKO >= -48 THEN -WRKO ELSE 42
036
037
038 C1027 015544000012 ZBB SUN,WRKO ; WRKO:= -1
01030 662154020001 DRZB OR,W,PRE,Z,NL,F,NZ LRTN ; WRPE CON Q:= 0 CON WPREG(0:23) CON Q CON 0 (0:22)
039
040 C1031 61551400000C ZQB OR,W RTN ; IF WRKO = 0 THEN POP ELSE REPEAT
041

```

LOC4C GPU MICROPROGRAM GI APR 1982
01 :NORMALIZE SINGLE, NS, OPCODE = 42

02 ; IF W=0
03 C1032 01455400000C NS: ZB OR,W
04 C1033 034400021045 JMP FNZ,NS1
05 C1034 111750004413 S2B SUB,C2,WRK1 PUSH
06
07 C1035 415544000013 ZBB SUN,WRK1
08 C1036 01455400000C ZB OR,W
09 C1037 26355445000C SL2B OR,W,Z,NL,T,NORM LRTN
10
11 C1040 42255400200C SSRE OR,W,LINK,TL
12 C1041 411660006273 NS3: SAB AND,M12,W,1,WRK1
13 C1042 434402000561 NS2: CAL F,F,GTWOP
14 C1043 434400620613 JMP T,ODD,HSR;IT
15
16 C1044 434400000603 JMP WORD(ADDR):=WORD(0:11) CON WRK1(12:23),
17 RTN F,F,HSLFT
18
19 C1045 411754002013 NS1: S2B OR,MESS,WRK1
20 C1046 034400001042 JMP F,F,NS2
21
22

10041 GPU MICROPROGRAM GI APR 1982
01 ;NORMALIZE DOUBLE, ND, OPCODE = 43

02 C1047 414554000C0C1 ND: ZB CR,WPRE
03 C1050 034400421053 JMP T,NZ,ND1
04 C1051 014554000C0C OR,W
05 C1052 034400021045 ZB F,NZ,NS1
06 C1053 41415400000C JMP OR,W
07 C1054 111750004413 SUB,C2,WRK1 PUSH
08 C1055 415544000013 SUN,WRK1
09 C1056 414554000C0C1 ZP OR,WPRE
10 C1057 26315445000C DLZB OR,WPRE,Z,NL,T,NORM
11 C1058 DSRE OR,WPRE,LNK,NL
12 C1059 ZQB OR,W
13 C1060 422154002001 JMP F,F,NS3
14 C1061 01551400000C
15 C1062 034400001041
16 C1063

00 C1047 414554000C0C1 ND: ZB CR,WPRE
01 C1050 034400421053 JMP T,NZ,ND1
02 C1051 014554000C0C OR,W
03 C1052 034400021045 ZB F,NZ,NS1
04 C1053 41415400000C JMP OR,W
05 C1054 111750004413 SUB,C2,WRK1 PUSH
06 C1055 415544000013 SUN,WRK1
07 C1056 414554000C0C1 ZP OR,WPRE
08 C1057 26315445000C DLZB OR,WPRE,Z,NL,T,NORM
09 C1058 DSRE OR,WPRE,LNK,NL
10 C1059 ZQB OR,W
11 C1060 422154002001 JMP F,F,NS3
12 C1061 01551400000C
13 C1062 034400001041
14 C1063

```

!CC42 GPU MICROPROGRAM GI APR 1982
; SKIP INSTRUCTIONS
;*****#
01
02
03
04
05 ; SKIP INSTRUCTIONS WHICH SKIPS JUMPS TO THIS CODE
06 C1063 011640004525 SKIP: SAB ADD,C2,IC,IC          ; IC:= IC + 2
07 C1064 61164000461C           SAB ADD,C2,PC,PC        ; PC:= PC + 2
08
09
10
11 ; SKIP IF REGISTER HIGH, SH, OPCODE = 50
12 C1065 01445100016C SH:   AB SUBO,SB,W             ; SB = W
13 C1066 03440043107C           JMP T,OVFL,SH1       ; IF OVERFLOW THEN GOTO SH1
14 C1067 234400011063           JMP F,NNEG,SKIP      ; IF (SB-W) < 0 THEN GOTO SKIP ELSE RTN
15 C1070 634400411063 SH1:   JMP T,NNEG,SKIP      ; IF (SB-W) >= 0 THEN GOTO SKIP ELSE RTN
16
17
18 ; SKIP IF REGISTER LOW, SL, OPCODE = 51
19 C1071 01444500016C SL:   AB SUND,SB,W            ; W = SR
20 C1072 434400431074           JMP T,OVFL,SL1       ; IF OVERFLOW THEN GOTO SL1
21 C1073 234400011063           JMP F,NNEG,SKIP      ; IF (W-SB) < 0 THEN GOTO SKIP ELSE RTN
22 C1074 634400411063 SL1:   JMP T,NNEG,SKIP      ; IF (W-SB) >= 0 THEN GOTO SKIP ELSE RTN
23
24
25
26 ; SKIP IF REGISTER EQUAL, SE, OPCODE = 52
27 C1075 01445100016C SE:   AB SUBO,SB,W             ; IF (SB-W) = 0 THEN GOTO SKIP ELSE RTN
28 C1076 234400021063           JMP F,NZ,SKIP        ; THEN GOTO SKIP ELSE RTN
29
30

```

```

!0043 GPU MICROPROGRAM GI APR 1982
;SKIP IF REGISTER NOT EQUAL, SN, OPCODE = 53
01 C1077 01445100016C SN: AB SUBO,SB,W          ; IF (SB-W) >> 0
02 C1100 634400421063 JMP T,NZ,SKIP             ; THEN GOTO SKIP ELSE RTN
03
04
05
06
07 ;SKIP IF REGISTER BITS ONE, SO, OPCODE = 54
08 C1101 014060000160 SO: ABQ AND,SB,W          ; Q:= SB AND W
09 C1102 41441100016C AG SUBO,SB               ; IF SB = SB AND W
10 C1103 234400021063 JMP F,NZ,SKIP             ; THEN GOTO SKIP ELSE RTN
11
12
13
14 ;SKIP IF REGISTER BITS ZERO, SZ, OPCODE = 55
15 C1104 41446000016C SZ: AB AND,SB,W          ; IF SB AND W = 0
16 C1105 234400021063 JMP F,NZ,SKIP             ; THEN GOTO SKIP ELSE RTN
17
18
19 ;SKIP IF NO EXCEPTIONS, SX, OPCODE = 56
20
21 C1106 4004000000C7 SX: LDIM C,7           ; Q:= 21 EXT 0 CON EX(21:23)
22 C1107 4142600001CC RAQ AND,IMOP,STAT        ; IF (21 EXT 0 CON EX) = 0
23 C1108 01442000016C AG AND,SB               ; THEN GOTO SKIP ELSE RTN
24 C1109 234400021063 JMP F,NZ,SKIP             ; THEN GOTO SKIP ELSE RTN
25

```

```

!0044 GPU MICROPROGRAM GI APR 1982
01 ;SKIP IF NO WRITE PROTECTION, SP, OPCODE = 25
02
03 C1112 4145540000C7 SP:    ZB      OR,SB
04 C1113 23440041114   JMP     T,NNEG,SKPP1  RTN
05 ; IF SB < 0
06 ; THEN RTN
07 ; WRK1:= SB + BASE
08 ; IF (SB+BASE) < LOWER LIMIT
09 ; THEN GOTO SKPP2
10 ; IF (SB + BASE) < UPPER LIMIT
11 ; THEN GOTO SKIP ELSE RTN
12 ; IF SB < 8.
13 ; THEN GOTO SKIP ELSE RTN

01 C1112 4145540000C7 SP:    ZB      OR,SB
02   JMP     T,NNEG,SKPP1  RTN
03 ; IF SB < 0
04 ; THEN RTN
05 ; WRK1:= SB + BASE
06 ; IF (SB+BASE) < LOWER LIMIT
07 ; THEN GOTO SKPP2
08 ; IF (SB + BASE) < UPPER LIMIT
09 ; THEN GOTO SKIP ELSE RTN
10 ; IF SB < 8.
11 ; THEN GOTO SKIP ELSE RTN
12 ; IF SB < 8.
13 ; THEN GOTO SKIP ELSE RTN

01 C1112 4145540000C7 SP:    ZB      OR,SB
02   JMP     T,NNEG,SKPP1  RTN
03 ; IF SB < 0
04 ; THEN RTN
05 ; WRK1:= SB + BASE
06 ; IF (SB+BASE) < LOWER LIMIT
07 ; THEN GOTO SKPP2
08 ; IF (SB + BASE) < UPPER LIMIT
09 ; THEN GOTO SKIP ELSE RTN
10 ; IF SB < 8.
11 ; THEN GOTO SKIP ELSE RTN
12 ; IF SB < 8.
13 ; THEN GOTO SKIP ELSE RTN

```

```

10045 GPU MICROPROGRAM GI APR 1982
01 ;JUMP INSTRUCTIONS
02 ;*****
03 ;*****
04 ;JUMP WITH REGISTER LINK, JL, OPCODE = 15
05 ;CAL F,F,GETOP
06 07 C1123 034402000321 JL: CAL F,F,GETOP
07 ;WRK0:= NEXT INSTRUCTION
08 ;WRK1:= PHYSICAL ADDRESS
09 ;SB:= LOGICAL ADDRESS
10 ;IF W-FIELD=0 THEN GOTO JL2
11 ;W(IR):=IC
12 ;LDIN 0,1
13 ;CAND,IMOP,SB,IC
14 ;CAND,IMOP,WRK1,PC
15 ;SA SUNO,CLOW,PC ; ALU := PC - CODE-LOW
16 ;JMP F,NEG,INT2 ; IF NEG THEN GOTO INT2
17 ;SA SUBO,CTOP,PC ; ALU := CODE-TOP - PC
18 ;JMP F,NEG,INT2 ; IF NEG THEN GOTO INT2
19 ;JMP T,INTR,INTT ; IF INTERRUPT THEN GOTO INTT
20 ;ZBR OR,WRK0,IR ; IR:=WRK0(0:11)
21 ;JMP F,F,AFTCH ; GOTO AFTCH (MAIN LOOP)
22 ;JUMP WITH INTERRUPT DISABLED, JD, OPCODE = 16
23
24 ;JUMP WITH INTERRUPT ENABLED, JE, OPCODE = 17
25
26
27
28 ;GET AND PUT GENERAL REGISTER INSTRUCTIONS
29 ;*****
30 ;*****
31 ;*****
32 ;GET GENERAL REGISTER, GG, OPCODE = 34
33 ;PUT GENERAL REGISTER, GP, OPCODE = 57, PRIVILEGED INSTRUCTION
34
35
36
37 ;INPUT-OUTPUT INSTRUCTIONS
38 ;*****
39 ;*****
40 ;DATA IN, DI, OPCODE = 35, PRIVILEGED INSTRUCTION
41 ;DATA OUT, DC, OPCODE = 1, PRIVILEGED INSTRUCTION
42
43

```


10047 GPU MICROPROGRAM G1 APR 1982
 01 ROUND:
 02
 03
 04 C1163 122142004012 DSRE
 05
 06 C1164 01554000014 ZBB
 07 C1165 021554000012 NSZB
 08
 09
 10 C1166 663154450012 DLZB
 11
 12

```

: ROUND:
: WRKO,Q=FRACTION
: WRK2=EXPONENT
: WRKO:=WRKO+CARRY; WRKO CON Q:-
: 1 EXT WRKO(0) CON WRKO CON Q(0:22);
: WHILE SHLINK<>WRKO(0) DO
: BEGIN
: WRK2:=WRK2-1;
: SHLINK CON WRKO CON Q :-
: WRKO CON Q CON 1EXT0
: END
: PUSH
: ADDC,WRKO,SIGN,NL
: SUN,WRK2
: OR,WRKO,NL,F,F
: LRTN
:
```

```

J0C48 GPU MICROPROGRAM GI APR 1982
01 C1167 022154002012 DSRB OR,WRK0,LNK,NL
02 C1170 415614000241 ZAB OR,WRK0,WPRE
03 C1171 40040004003 LDIM 0,4003 ADD,IMOP,WRK2,WRK2
04 C1172 415640000314 RAB EXOR,MESS,WRK2,WRK2
05 C1173 411670002314 SAB AND,M12,WRK2,WRKC
06 C1174 411660006312 SAB CAND,M12
07 C1175 01032400600C SQQ ADD,WRK0,^W
08 C1176 415400000240 AQB SA CAND,M12,WRK2
09 C1177 410664006300 JMP T,NZ,CI1
10 C1200 634400421201 RTN T,NEG,CI0FL
11 C1201 034400411204 CI1: JMP
12 ; UNDERFLOW: ; WPRE := 0
13 C1202 415560000001 ZBB AND,WPRE ; W := 0,-2048 RETURN
14 C1203 61175400200C S2B CR,MESS,W
15 C1204 415541000004 CIOFL: ZBB ADDO,STAT
16 C1205 061601150104 NSZA ADDO,STAT,NL,F,FPMISK CRTN ; IF -,FLOATING POINT MASK THEN RET
17 ; END ELSE RETURN;
18 INTF: LDIM C04C,0000 ; FLOATING POINT UNDERFLOW
19 C1206 4004004000CC RZB CR,IMOP,WRK4
20 C1207 415754000016 INTFA: SA AND,C2,STAT
21 C1210 4106600045CC JMP F,NZ,SEND2 ; IF OVERFLOW
22 C1211 434400020133 ADD,WRK4,WRK4 ; THEN
23 C1212 015440000356 JMP F,F,SEND2 ; WORK4 SHIFT 1;
24 C1213 0344000000133
25 ; CONVERT FLOATING TO INTEGER, CF , OPCODE = 65
26 CF: SAB CAND,M2,STAT,STAT ; CF:=EX(22:23):=0
27 ZBG OR,W Q:=W WRK1:=Q
28 C1214 0116640051C4 EXT WRK1,WRK1
29 C1215 4141540000CC ADD,SB,WRK1
30 ; IF WRK1<0 THEN
31 C1216 4155140000013 ZQB T,NEG,CFNZR
32 C1217 015354000673 EXT AND,SB,WRK1
33 C1220 0154400000173 ABB T,NEG,CFNZR
34 C1221 034400411223 JMP AND,W
35 C1222 61556000000CC CFZER: RTN

```

116

```

I0049 GPU MICROPROGRAM GI APR 1982
 01 C1223 OC0400000027 CFNZR: LDIN 0,27
 02
 03
 04 C1224 415645000273 RAB      SUno,IMOP,WRK1,WRK1
 05 C1225 434400011232 JMP      F,NNEG,CFSHI
 06 C1226 434400021232 JMP      F,NZ,CFSHI
 07 C1227 414554000001 OR,WPRE
 08
 09 C1230 034400021222 JMP      F,NZ,CFZER
 10 C1231 03440001246  JMP      F,F,CFOVF
 11
 12 C1232 011724006012 CFSHI: SQB      CAND,M12,WRK0
 13 C1233 014154000001 ZRG      CR,WPRE
 14 C1234 015514000000 CR,W
 15 C1235 414154000012 ZRG      OR,WRK0
 16 C1236 414554000012 ZRG      OR,WRK1
 17 C1237 534400021242 JMP      F,NZ,CFO
 18 C1240 415541000013 ZBB      ADDO,WRK1
 19 C1241 662140024000 DRZB     ADD,W,SGN,NL,F,NZ
 20 C1242 414500000000 ZQ      ADD
 21 C1243 634400011244 JMP      F,NNEG,CF1
 22 C1244 015541000000 CF1:   ZBB      ADD,W
 23 C1245 234400431246 JMP      T,OVFL,CFOVF
 24 C1246 011640004504 SAB      ADD,C2,STAT,STAT
 25 C1247 234400542674 JMP      T,IMSK,INTA
 26

```

!OC50 GPU MICROPROGRAM GI APR 1982
01 ;MULTIPLY FLCATING, FM, OPCODE =62

02 C1250 034402000633 FM: CAL F,F,GTWDW
03 C1250 034402000633 FM: CAL F,F,GTWDW
04 C1251 415354000674 EXT WRK1,WRK2
05 C1252 0116640006273 SAB CAND,M12,WRK1,WRK1
06 C1253 41415400000C OR,W
07 C1254 015514000017 ZBQ OR,WRK5
08 C1255 415354000776 EXT WRK5,WRK4
09 C1256 015441000354 ABB ADD,WRK4,WRK2
10 C1257 022154000011 DSRE OR,WPRE,Z,NL
11 C1258 015441000354 ZQB OR,WRK4
12 C1260 415514000016 SWAP OR,WRK5
13 C1261 015354001377 SWAP OR,WRK5
14 C1262 414154000017 DSRA SUno,WRK3,WRK3,Z,MC
15 C1263 422045000735 ZBQ OR,WPRE
16 C1264 014154000011 OR,WRK5
17 C1265 015514000017 SWAP OR,WRK4
18 C1266 015354001356 SAG AND,M12,WRK4
19 C1267 01026000634C LDIN 0,13
20 C1270 400400000013 OR,IMOP,WRK4
21 C1271 415754000016 MULQ ADD,WRK1,NL,F,F
22 C1272 52400000026C MULD ADDC,WRK0,WRK3,SGN,MC,F,F
23 C1273 426042004655 SUN,WRK4
24 C1274 415544000016 ADD,WRK1,NL,F,NZ LRTN
25 C1275 66400002026C MULQ ADDC,WRK0,WRK3,SGN,MC,F,F
26 C1276 426042004655 CAND,M12
27 C1277 0103240060CC AND,M12,WRK5,WRK4
28 C1300 011660006376 ADD,WRK4
29 C1301 01400000034C AGQ
30 C1302 415754000016 RZB OR,IMOP,WRK4
31 C1303 52400000026C MULG ADD,WRK1,NL,F,F
32 C1304 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
33 C1305 415544000016 SUN,WRK4
34 C1306 66400002026C ADD,WRK1,NL,F,NZ LRTN
35 C1307 0103240060CC AGQ
36 C1308 415544000016 RZB OR,IMOP,WRK4
37 C1309 52400000026C MULG ADD,WRK1,NL,F,F
38 C1310 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
39 C1311 415544000016 SUN,WRK4
40 C1312 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
41 C1313 0103240060CC AGQ
42 C1314 415544000016 RZB OR,IMOP,WRK4
43 C1315 52400000026C MULG ADD,WRK1,NL,F,F
44 C1316 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
45 C1317 415544000016 SUN,WRK4
46 C1318 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
47 C1319 0103240060CC AGQ
48 C1320 415544000016 RZB OR,IMOP,WRK4
49 C1321 52400000026C MULG ADD,WRK1,NL,F,F
50 C1322 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
51 C1323 415544000016 SUN,WRK4
52 C1324 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
53 C1325 0103240060CC AGQ
54 C1326 415544000016 RZB OR,IMOP,WRK4
55 C1327 52400000026C MULG ADD,WRK1,NL,F,F
56 C1328 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
57 C1329 415544000016 SUN,WRK4
58 C1330 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
59 C1331 0103240060CC AGQ
60 C1332 415544000016 RZB OR,IMOP,WRK4
61 C1333 52400000026C MULG ADD,WRK1,NL,F,F
62 C1334 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
63 C1335 415544000016 SUN,WRK4
64 C1336 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
65 C1337 0103240060CC AGQ
66 C1338 415544000016 RZB OR,IMOP,WRK4
67 C1339 52400000026C MULG ADD,WRK1,NL,F,F
68 C1340 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
69 C1341 415544000016 SUN,WRK4
70 C1342 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
71 C1343 0103240060CC AGQ
72 C1344 415544000016 RZB OR,IMOP,WRK4
73 C1345 52400000026C MULG ADD,WRK1,NL,F,F
74 C1346 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
75 C1347 415544000016 SUN,WRK4
76 C1348 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
77 C1349 0103240060CC AGQ
78 C1350 415544000016 RZB OR,IMOP,WRK4
79 C1351 52400000026C MULG ADD,WRK1,NL,F,F
80 C1352 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
81 C1353 415544000016 SUN,WRK4
82 C1354 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
83 C1355 0103240060CC AGQ
84 C1356 415544000016 RZB OR,IMOP,WRK4
85 C1357 52400000026C MULG ADD,WRK1,NL,F,F
86 C1358 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
87 C1359 415544000016 SUN,WRK4
88 C1360 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
89 C1361 0103240060CC AGQ
90 C1362 415544000016 RZB OR,IMOP,WRK4
91 C1363 52400000026C MULG ADD,WRK1,NL,F,F
92 C1364 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
93 C1365 415544000016 SUN,WRK4
94 C1366 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
95 C1367 0103240060CC AGQ
96 C1368 415544000016 RZB OR,IMOP,WRK4
97 C1369 52400000026C MULG ADD,WRK1,NL,F,F
98 C1370 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
99 C1371 415544000016 SUN,WRK4
100 C1372 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
101 C1373 0103240060CC AGQ
102 C1374 415544000016 RZB OR,IMOP,WRK4
103 C1375 52400000026C MULG ADD,WRK1,NL,F,F
104 C1376 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
105 C1377 415544000016 SUN,WRK4
106 C1378 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
107 C1379 0103240060CC AGQ
108 C1380 415544000016 RZB OR,IMOP,WRK4
109 C1381 52400000026C MULG ADD,WRK1,NL,F,F
110 C1382 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
111 C1383 415544000016 SUN,WRK4
112 C1384 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
113 C1385 0103240060CC AGQ
114 C1386 415544000016 RZB OR,IMOP,WRK4
115 C1387 52400000026C MULG ADD,WRK1,NL,F,F
116 C1388 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
117 C1389 415544000016 SUN,WRK4
118 C1390 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
119 C1391 0103240060CC AGQ
120 C1392 415544000016 RZB OR,IMOP,WRK4
121 C1393 52400000026C MULG ADD,WRK1,NL,F,F
122 C1394 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
123 C1395 415544000016 SUN,WRK4
124 C1396 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
125 C1397 0103240060CC AGQ
126 C1398 415544000016 RZB OR,IMOP,WRK4
127 C1399 52400000026C MULG ADD,WRK1,NL,F,F
128 C1400 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
129 C1401 415544000016 SUN,WRK4
130 C1402 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
131 C1403 0103240060CC AGQ
132 C1404 415544000016 RZB OR,IMOP,WRK4
133 C1405 52400000026C MULG ADD,WRK1,NL,F,F
134 C1406 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
135 C1407 415544000016 SUN,WRK4
136 C1408 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
137 C1409 0103240060CC AGQ
138 C1410 415544000016 RZB OR,IMOP,WRK4
139 C1411 52400000026C MULG ADD,WRK1,NL,F,F
140 C1412 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
141 C1413 415544000016 SUN,WRK4
142 C1414 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
143 C1415 0103240060CC AGQ
144 C1416 415544000016 RZB OR,IMOP,WRK4
145 C1417 52400000026C MULG ADD,WRK1,NL,F,F
146 C1418 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
147 C1419 415544000016 SUN,WRK4
148 C1420 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
149 C1421 0103240060CC AGQ
150 C1422 415544000016 RZB OR,IMOP,WRK4
151 C1423 52400000026C MULG ADD,WRK1,NL,F,F
152 C1424 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
153 C1425 415544000016 SUN,WRK4
154 C1426 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
155 C1427 0103240060CC AGQ
156 C1428 415544000016 RZB OR,IMOP,WRK4
157 C1429 52400000026C MULG ADD,WRK1,NL,F,F
158 C1430 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
159 C1431 415544000016 SUN,WRK4
160 C1432 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
161 C1433 0103240060CC AGQ
162 C1434 415544000016 RZB OR,IMOP,WRK4
163 C1435 52400000026C MULG ADD,WRK1,NL,F,F
164 C1436 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
165 C1437 415544000016 SUN,WRK4
166 C1438 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
167 C1439 0103240060CC AGQ
168 C1440 415544000016 RZB OR,IMOP,WRK4
169 C1441 52400000026C MULG ADD,WRK1,NL,F,F
170 C1442 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
171 C1443 415544000016 SUN,WRK4
172 C1444 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
173 C1445 0103240060CC AGQ
174 C1446 415544000016 RZB OR,IMOP,WRK4
175 C1447 52400000026C MULG ADD,WRK1,NL,F,F
176 C1448 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
177 C1449 415544000016 SUN,WRK4
178 C1450 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
179 C1451 0103240060CC AGQ
180 C1452 415544000016 RZB OR,IMOP,WRK4
181 C1453 52400000026C MULG ADD,WRK1,NL,F,F
182 C1454 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
183 C1455 415544000016 SUN,WRK4
184 C1456 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
185 C1457 0103240060CC AGQ
186 C1458 415544000016 RZB OR,IMOP,WRK4
187 C1459 52400000026C MULG ADD,WRK1,NL,F,F
188 C1460 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
189 C1461 415544000016 SUN,WRK4
190 C1462 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
191 C1463 0103240060CC AGQ
192 C1464 415544000016 RZB OR,IMOP,WRK4
193 C1465 52400000026C MULG ADD,WRK1,NL,F,F
194 C1466 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
195 C1467 415544000016 SUN,WRK4
196 C1468 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
197 C1469 0103240060CC AGQ
198 C1470 415544000016 RZB OR,IMOP,WRK4
199 C1471 52400000026C MULG ADD,WRK1,NL,F,F
200 C1472 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
201 C1473 415544000016 SUN,WRK4
202 C1474 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
203 C1475 0103240060CC AGQ
204 C1476 415544000016 RZB OR,IMOP,WRK4
205 C1477 52400000026C MULG ADD,WRK1,NL,F,F
206 C1478 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
207 C1479 415544000016 SUN,WRK4
208 C1480 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
209 C1481 0103240060CC AGQ
210 C1482 415544000016 RZB OR,IMOP,WRK4
211 C1483 52400000026C MULG ADD,WRK1,NL,F,F
212 C1484 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
213 C1485 415544000016 SUN,WRK4
214 C1486 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
215 C1487 0103240060CC AGQ
216 C1488 415544000016 RZB OR,IMOP,WRK4
217 C1489 52400000026C MULG ADD,WRK1,NL,F,F
218 C1490 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
219 C1491 415544000016 SUN,WRK4
220 C1492 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
221 C1493 0103240060CC AGQ
222 C1494 415544000016 RZB OR,IMOP,WRK4
223 C1495 52400000026C MULG ADD,WRK1,NL,F,F
224 C1496 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
225 C1497 415544000016 SUN,WRK4
226 C1498 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
227 C1499 0103240060CC AGQ
228 C1500 415544000016 RZB OR,IMOP,WRK4
229 C1501 52400000026C MULG ADD,WRK1,NL,F,F
230 C1502 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
231 C1503 415544000016 SUN,WRK4
232 C1504 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
233 C1505 0103240060CC AGQ
234 C1506 415544000016 RZB OR,IMOP,WRK4
235 C1507 52400000026C MULG ADD,WRK1,NL,F,F
236 C1508 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
237 C1509 415544000016 SUN,WRK4
238 C1510 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
239 C1511 0103240060CC AGQ
240 C1512 415544000016 RZB OR,IMOP,WRK4
241 C1513 52400000026C MULG ADD,WRK1,NL,F,F
242 C1514 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
243 C1515 415544000016 SUN,WRK4
244 C1516 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
245 C1517 0103240060CC AGQ
246 C1518 415544000016 RZB OR,IMOP,WRK4
247 C1519 52400000026C MULG ADD,WRK1,NL,F,F
248 C1520 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
249 C1521 415544000016 SUN,WRK4
250 C1522 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
251 C1523 0103240060CC AGQ
252 C1524 415544000016 RZB OR,IMOP,WRK4
253 C1525 52400000026C MULG ADD,WRK1,NL,F,F
254 C1526 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
255 C1527 415544000016 SUN,WRK4
256 C1528 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
257 C1529 0103240060CC AGQ
258 C1530 415544000016 RZB OR,IMOP,WRK4
259 C1531 52400000026C MULG ADD,WRK1,NL,F,F
260 C1532 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
261 C1533 415544000016 SUN,WRK4
262 C1534 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
263 C1535 0103240060CC AGQ
264 C1536 415544000016 RZB OR,IMOP,WRK4
265 C1537 52400000026C MULG ADD,WRK1,NL,F,F
266 C1538 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
267 C1539 415544000016 SUN,WRK4
268 C1540 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
269 C1541 0103240060CC AGQ
270 C1542 415544000016 RZB OR,IMOP,WRK4
271 C1543 52400000026C MULG ADD,WRK1,NL,F,F
272 C1544 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
273 C1545 415544000016 SUN,WRK4
274 C1546 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
275 C1547 0103240060CC AGQ
276 C1548 415544000016 RZB OR,IMOP,WRK4
277 C1549 52400000026C MULG ADD,WRK1,NL,F,F
278 C1550 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
279 C1551 415544000016 SUN,WRK4
280 C1552 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
281 C1553 0103240060CC AGQ
282 C1554 415544000016 RZB OR,IMOP,WRK4
283 C1555 52400000026C MULG ADD,WRK1,NL,F,F
284 C1556 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
285 C1557 415544000016 SUN,WRK4
286 C1558 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
287 C1559 0103240060CC AGQ
288 C1560 415544000016 RZB OR,IMOP,WRK4
289 C1561 52400000026C MULG ADD,WRK1,NL,F,F
290 C1562 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
291 C1563 415544000016 SUN,WRK4
292 C1564 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
293 C1565 0103240060CC AGQ
294 C1566 415544000016 RZB OR,IMOP,WRK4
295 C1567 52400000026C MULG ADD,WRK1,NL,F,F
296 C1568 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
297 C1569 415544000016 SUN,WRK4
298 C1570 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
299 C1571 0103240060CC AGQ
300 C1572 415544000016 RZB OR,IMOP,WRK4
301 C1573 52400000026C MULG ADD,WRK1,NL,F,F
302 C1574 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
303 C1575 415544000016 SUN,WRK4
304 C1576 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
305 C1577 0103240060CC AGQ
306 C1578 415544000016 RZB OR,IMOP,WRK4
307 C1579 52400000026C MULG ADD,WRK1,NL,F,F
308 C1580 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
309 C1581 415544000016 SUN,WRK4
310 C1582 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
311 C1583 0103240060CC AGQ
312 C1584 415544000016 RZB OR,IMOP,WRK4
313 C1585 52400000026C MULG ADD,WRK1,NL,F,F
314 C1586 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
315 C1587 415544000016 SUN,WRK4
316 C1588 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
317 C1589 0103240060CC AGQ
318 C1590 415544000016 RZB OR,IMOP,WRK4
319 C1591 52400000026C MULG ADD,WRK1,NL,F,F
320 C1592 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
321 C1593 415544000016 SUN,WRK4
322 C1594 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
323 C1595 0103240060CC AGQ
324 C1596 415544000016 RZB OR,IMOP,WRK4
325 C1597 52400000026C MULG ADD,WRK1,NL,F,F
326 C1598 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
327 C1599 415544000016 SUN,WRK4
328 C1600 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
329 C1601 0103240060CC AGQ
330 C1602 415544000016 RZB OR,IMOP,WRK4
331 C1603 52400000026C MULG ADD,WRK1,NL,F,F
332 C1604 426042004655 MULD ADDC,WRK0,WRK3,SGN,MC,F,F
333 C1605 415544000016 SUN,WRK4
334 C1606 66400002026C MULQ ADD,WRK1,NL,F,NZ LRTN
335 C1607 0103240060CC AG

!OC51 GPU MICROPROGRAM GI APR 1982

```

01      C1307 426042004655      MULD
02      C1310 0103240060CC      SQQ
03      C1311 015354001377      SWAP
04      C1312 411660006377      AND,M12,WRK5,WRK5
05      C1313 4140000036C      ADD,WRK5
06      C1314 015750000016      SUB,IMOP,WRK4
07      C1315 52400000026C      ADD,WRK1,NL,F,F      PUSH
08      C1316 426042004655      ADDC,WRK0,WRK3,SGN,MC,F,F
09      C1317 415544000016      SUN,WRK4
10      C1320 664000002026C      ADD,WRK1,NL,F,NZ      LRTN
11      C1321 426042004655      MULQ
12      C1322 02400500026C      MULD
13      C1323 426046004255      MULG
14      C1324 415514000013      MULD
15      C1325 415614000332      SUNC,WRK0,WRK3,SGN,NL,F,F
16      C1326 034400001145      OR,WRK1
17                               ZQB
18                               OR,WRK3,WRK0
19                               F,F,NORMA
20                               JNP
21                               GOTO NORMALIZE;
22                               Q:=Q+WRK4;
23                               COUNT:=12;
24                               DO MULTIPLY
25                               Q:=Q(0:11) CON 12 EXT 0;
26                               WRK5:=WRK5(12:23) CON WRK5(0:11);
27                               WRK5:=12 EXT C CON WRK5(12:23);
28                               Q:=Q+WRK5;
29                               COUNT:=11;
30                               DO MULTIPLY
31                               IF ADDC THEN
32                               BEGIN
33                               Q:=Q-WRK1;
34                               WRK3:=WRK3-WRK0-1+C;
35                               END;
36                               WRK1:=Q;
37                               WRK0:=WRK3;
38

```

!0052 GPU MICROPROGRAM GI APR 1982

```

01      ; FLOATING ADD, FA, OPCODE = 60
02      FA:      S2Q      OR,M2
03      C1327 4103540050CC      JMP      F,F,FSALI
04      C1330 434400001332      ; FSALI:      Q:=3 C. ADD
05
06      C1331 4103540044CC      ; FS:        GOTO FSALI
07
08      C1332 022154000417      FSALI:      DSRB      ; FSALI:      Q:=2 C. SUB
09      C1333 0344020000633      CAL      ; ADDCONDITION:=Q(23)
10      C1334 415354000674      FABF:      EXT      ; GET DOUBLEWORD(WRK0,WRK1)
11
12      C1335 411664006277      SAB      ; WRK2 :=12EXT WRK1 (12) CON WRK1(12:23)
13      C1336 41415400000CC      ZBQ      ; WRK5 :=WRK1(0:11) CON 12EXT0
14      C1337 415514000013      ZQB      ; Q:=W
15      C1340 015354000675      EXT      ; WRK1:=Q
16      C1341 411724006013      SQE      ; WRK3:=12EXT WRK1(12) CON WRK1(12:23)
17      C1342 415614000256      ZAB      ; WRK1:=Q(0:11) CON 12EXT0
18      C1343 014154000011      ZBG      ; WRK4:=WRK0
19      C1344 015514000012      ZGB      ; WRK4:=WRK0
20      C1345 415445000315      ABB      ; WRK4:=WRK0
21      C1346 034400011361      JMP      ; WRK0:=Q
22      C1347 03440002137C      JMP      ; WRK3:=WRK3-WRK2
23      C1350 415440000334      ABB      ; IF WRK3>0 THEN
24      C1351 40040000046      LDIM      ; BEGIN
25      C1352 41464500032C      RA      ; WRK2:=WRK3+WRK2
26      C1353 634400011354      JMP      ; IF WRK3>= 38 THEN
27      C1354 51421400036C      FSASH:  RETURN
28      C1355 415544000015      ZAB      ; ELSE
29      C1356 262140024016      DRZB      ; BEGIN
30

```

```

01      WRKO CON Q :=
02      WRK4 (0) CON WRK4 CON Q (0:22)
03      WRK5 := Q
04      END
05      END ELSE
06      IF WRK3<0 THEN
07      BEGIN
08      IF WRK3<=-38 THEN
09      GOTO FSASL
10      Q := WRK1
11      FOR WRK3 := WRK3 STEP 1 UNTIL 0 DO
12      WRKO CON Q :=
13      WRKO(0) CON WRKO CON Q (C:22)
14      WRK1 := Q
15      END
16      FSAEQ:
17      IF ADDCONDITION=1 THEN
18      BEGIN
19      WRK1 = WRK1 - WRK5
20      WRKO = WRKO - WRK4 - 1+CARRY
21      BEGIN
22      WRK1 := WRK1 + WRK5
23      WRKO := WRK0 + WRK4 + CARRY
24      END
25      GOTO NORMALIZE
26      F,F,NORMA
27      FSASL:
28      AND,WRK1
29      AND,WRKO
30      F,F,FSAEQ
31
32

```

OR,WRKS
F,F,FSAEQ

ZQB
JMP

ZQB
JMP

LDIN
RA
ADD,IMOP,WRK3
JMP
F,NNEG,FSASL
OR,WRK1
ZBQ
ZBB
ADDO,WRK3
ADD,WRKO,SGN,NL,F,NZ
DRZE
LRTN

LDIN
RA
ADD,IMOP,WRK3
JMP
F,NNEG,FSASL
OR,WRK1
ZBQ
ZBB
ADDO,WRK3
ADD,WRKO,SGN,NL,F,NZ
DRZE
LRTN

ZQB
OR,WRK1

DIVN
DIVR
SSRB
ZBB

ADDX,WRK5,WRK1,NL,F,F
ADDC,WRK4,WRKO,SGN,NL,F,F
ADD,WRK1,LNK,NL
ADDO,WRK2

015514000013
015541000015
015541000014
015541000013
015560000012
015560000013
03440000137C

C1361 400400000045 FSASM:
C1362 41464000032C
C1363 034400011375
C1364 514154000013
C1365 415541000015
C1366 662140024012
C1367 415514000013

01 !CC54 GPU MICROPROGRAM ; GI APR 1982
02 ; FLOATING DIVIDE, FD, OPCODE = 64

03 C1400 0344020000633 FD:
04 C1401 011664005104 CAL F,F,GTDWD
05 C1402 415354000674 SAB CAND,M2,STAT,STAT
06 C1403 411664006277 FDBF: EXT WRK1,WRK2
07 C1404 415614000256 SAB CAND,M12,WRK1,WRK5
08 C1405 03440042141C OR,WRK0,WRK4
09 C1406 011640004504 T,NZ,FDO
10 C1407 2344005512C6 ADD,C2,STAT,STAT
11 C1408 414554000001 FDO: SAB
12 C1409 034400021153 JMP ZBQ
13 C1410 414554000001 FDO: ZBQ
14 C1411 034400021153 JMP ZBQ
15 C1412 41415400000C SQB CAND,M12,W
16 C1413 01172400600C OR,WRK1
17 C1414 415514000013 WRK1: Q
18 C1415 015354000673 EXT WRK1(12) CON WRK1(12:23)
19 C1416 4154510000274 ABB SUB0,WRK1,WRK2
20 C1417 42155400141C OR,WRK4,DVS,F,F
21 C1420 0215540010C1 NSZE OR,WPRE,DC,F,F
22 C1421 41412000000C ZQQ AND
23 C1422 000400000027 LDIN C,27
24 C1423 415740000015 ADD,IMOP,WRK3
25 C1424 13304300436C ADDX,WRK5,W,ADC,NL,F,F PUSH
26 C1425 033442003341 DIVD ADC,WRK4,WPRE,LNK,DC,F,F
FD: DIVS BEGIN

```

!0055 GPU MICROPROGRAM GI APR 1982
01 C1426 415544000015 ZBB SUN,WRK3
02 C1427 27304302436C DIVD ADDX,WRK5,W,ADC,NL,F,NZ LRTN
03
04
05
06
07
08
09
10 C1430 033442003341
11 C1431 4004400000CC
12 C1432 015514000012
13 C1433 41567000C252
14 C1434 034400451441
15 C1435 023554004012
16 C1436 43344300C36C
17 C1437 033442003341
18 C1440 015544000014
19
20 C1441 4103540060CC
21 C1442 400400000013
22 C1443 415740000015
23 C1444 13304300436C
24 C1445 033442003341
25 C1446 415544000015
26 C1447 27304302436C
27 C1450 033442003341
28 C1451 415514000013
29 C1452 015354001273
30 C1453 41420300026C
31 C1454 434400001163
32

W:=W-WRK5
WPRE:=WPRE-WRK4+CARRY
END ELSE
BEGIN
W:=W+WRK5
WPRE:=WPRE+WRK4+CARRY
END
SHLINK CON WPRE CON W CON Q:=
WPRE CON W CON Q CON 1EXTADC
ADC:=WPRE(0) EXOR =.DIVSIGN
END
WRKO:=Q
WRKO:=WRKO EXOR 4000,0
IF WRKO NOT NORMALISED THEN
BEGIN
SH LINK CON WRKO:=WRKO CON ADC
'DIVIDE'
WRK2:=WRK2-1
END
Q:=8'7777
FOR WRK3:=12 STEP -1 UNTIL C DO
'DIVIDE'
ADD,IMOP,WRK3
ADDX,WRK5,W,ADC,NL,F,F PUSH
ADD,WRK4,WPRE,LNK,DC,F,F
SUN,WRK3
ADDX,WRK5,W,ADC,NL,F,NZ LRTN
ADD,WRK4,WPRE,LNK,DC,F,F
SUN,WRK3
ADDX,WRK5,W,ADC,NL,F,NZ LRTN
ADD,WRK4,WPRE,LNK,DC,F,F
OR,WRK1
WRK1:=WRK1(0:11) CON WRK1(12:23)
Q:=WRK1+ADC
GOTO ROUND

```

!0056 GPU MICROPROGRAM GI APR 1982

01
02
03 ; IADD
04
05
06 ;
07 ; IADD ; SB(=ADDR_HEAD) SB(=DISP) OPPOSITE SIGN AS MODUS
08 ; SB <> 0 DOUBLE FLOAT ADD DWD(W) CON DWD(W+SSB)
09 ; SB = 0 SINGLE FLOAT ADD DWD(W)
10 ;
11
12 C1455 011754006015 DADDI: SZB OR,M12,WRK3 ; WRK3 := M12
13 C1456 43440000146C JMP F,F,ADD1 ; GOTO ADD1

01 ; ADD
 02 ;
 03 ; ADD ; SB(=DISP) SAME SIGN AS MODUS
 04 ; SB <> 0 DOUBLE ADD DWD(W) CON DWD(W+SB)
 05 ; SR = 0 SINGLE FLOAT ADD DWD(W)
 06 ;
 07 ;
 08 C1457 415560000015 DADD: ZBB AND,WRK3 ; WRK3 := 0
 09 C1460 01461400016C ADD1: ZA OR,SB ; ALU := DISP
 10 C1461 434400421465 JMP T,NZ,ADD3 ; IF DISP <> 0 THEN GOTO ADD3
 11 C1462 015560000012 ZBB AND,WRKO ; WORK0 := 0
 12 C1463 415560000013 ZBB AND,WRK1 ; WORK1 := 0
 13 C1464 434400001471 JMP F,F,ADD4 ; GOTO ADD4
 14 C1465 4141540000CC ADD3: ZBQ OR,W ; Q := W
 15 C1466 415400000167 AQB ADD,SB,SB ; SB := SB + Q
 16 C1467 034402000633 CAL F,F,GTDW ; WRKO CON WRK1 := W(SB-2) CON W(SB)
 17 ;
 18 ; START FPU LONG LOAD ;
 19 C1470 011664006273 SAB CAND,M12,WRK1,WRK1 ; WRK1 := FRAC(24:35) CON 0 EXT 12
 20 C1471 C14454150275 ADD4: ABR OR,WRK1,WRK3,FPULL ; FPUOP1 := WRK1 OR SIGNSHIFT;
 21 ;
 22 C1472 014554140012 ZBR OR,WRKO,FPOPO ; UNITFNC := LL AND ADD
 23 ; DPU READY AFTER 0.80 MYS = 4 GPU-MICROS ; FPUOP0 := WRKO
 24 ;
 25 ; GET HEAD ;
 26 C1473 4141540000CC ZBQ OR,W ; Q := W
 27 C1474 4155140000C7 ZQB OR,SB ; SB := Q <* HEAD_ADDR *>
 28 C1475 034402000633 CAL F,F,GTDW ; WRKO CON WRK1 := W(SB-2) CON W(SB)
 29 ;
 30 ; LONG LOAD MUST NOW BE FINISHED!!
 31 ; LOAD HEAD ;
 32 C1476 014554150013 ADD2: ZBR OR,WRK1,FPOPO ; FPUOP1 := WRK1
 33 C1477 014554140012 ; DPU USES C.48 - 16.96 MYS = ; FPUOP0 := WRKO
 34 ;
 35 ;
 36 ; CLEAR STATUS AND GOTO WAIT FPU READY ;
 37 C1500 011754005C15 SZB OR,M2,WRK3 ; WRK3 := 3
 38 C1501 0116640051C4 SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0
 39 C1502 434400001573 JMP F,F,WFPUR ; GOTO WAIT DPU READY
 40 ;
 41 ;
 42 ;

```

01
02
03
04 ; INIT
05
06 ; INIT ; SB (=MODUS<12 CON BLOCK-EXponent)
07 ; MODUS: 1<11 : CLEAR AR
08 ; 1<10 : NEGATIVE ACCUMULATION
09 ; 1< 9 : BLOCK FLOATING MODE
10
11
12
13 MODUS:
14
15 C1503 034402000321 ; TAKE EXP FROM MODUS
16 C1504 01066035624C MODU1: CAL F,F,GETOP ; WORK0 := MODUS;
17 ; AND,M12,WRKO,FPINI ; FPUOP1 := 12 EXT 0 CON EXP0
18 ; UNITFNC := INIT
19 C1505 011664006252 ; LOAD MODUS AND 1B16
20 C1506 4004000002CC SAB CAND,M12,WRKO ; WORK0 := MODUS;
21 C1507 01465414024C LDIM 0000,0200 ; IMOP := 1B16
22 RAR OR,IMOP,WRKO,FPOPO ; FPUOP0 := MODUS + 1B16
23
24 ; WAIT DPU READY
25 C1510 434402701513 FPUW7: CAL T,INTR,DPUIN ; IF INTERRUPT GOTO DPUIN
26 C1511 41475400600C RZ OR,FPURO ; IF FPU-NOT-READY
27 C1512 23440063151C JMP T,FPUWR,FPUW7 RTN ; GOTO FPUPW7 ELSE RETURN
28
29 ; INTERRUPT WHILE WAITING ON DPU
30 C1513 000400000017 DPUIN: LDIM 0000,0017 ; MASK
31 C1514 015754000014 RZB OR,IMOP,WRK2 ; WORK2 := INTERRUPT-LEVEL
32 C1515 015660072314 RABR AND,ILEV,WRK2,WRK2,MIX ; MIR := WORK2 := ILEV EXTRACT 8
33 C1516 43440102000C JMX F,NZ ; IF ILEV = 0 THEN GOTO (MIX)
34 C1517 01461410030C CLIN WRK2 ; CLEAR INTERRUPT
35 C1520 0106450057CC SA SUN0,M8,WRK2 ; IF ILEV >= 8 THEN
36 C1521 634400411522 JMP T,NNEG,DPUI1 RTN ; GOTO DPUI1 ELSE RETURN
37 C1522 0C0400000300 DPUI1: LDIM 000C,0300 ; 192 * 0.40 = 77 MICROSEC
38 C1523 434402000236 CAL F,F,DELAY ; WAIT UNTIL DPU MUST BE FINISHED
39 C1524 015614000312 ZAB OR,WRK2,WRKO ; WORK0 := ILEV
40 C1525 034400000026 JMP F,F,CPUIN ; GOTO CPUIN
41
42
43

```

01
02
03 ; MLA
04
05
06
07 ; MLA ; AT RETURN : W = W + 4 * W0; WPRE = WPRE + 4 * W0; W0 = 0;
08 ; ELSE EXCEPTION
09
10 ; WORK3 = 3;
11 ; MLA ADDRESSING A D-WORD REGISTER MAY ONLY REPEAT ONCE (W0=1)
12 ; ELSE THE RESULT IS UNPREDICTABLE AS THE ADDR LOOPS INSIDE
13 ; THE REGISTERS W0,W1,W2,W3
14
15 ; THIS VERSION LOADS BOTH OPERANDS BEFORE CALLING DPU
16
17 ; TEST ZERO REPETITION
18 C1526 4146110000CC MLA: ZA SUB0,W0 ; IF W0 <= 0 THEN RETURN
19 C1527 23440001153C JMP F,NEG,MLA1 RTN ; ELSE GOTO MLA1
20
21 ; CLEAR STATUS AND SET ZEROTEST IN IMOP
22 C1530 011740005015 MLA1: S2B ADD,M2,WRK3 ; WRK3 := 3
23 C1531 0116640051C4 SAB CAND,M2,STAT,STAT ; STATUS(22:23) := 0

10060 GPU MICROPROGRAM GI APR 1982

```

01          ; MLA - LOOP
02          ; Q := ADDR-A
03          C1532 4141540000CC  MLAL: ZBQ OR,W      ; SB := ADDR-A
04          C1533 4155140000C7      ZQB OR,SB      ; WRKO CON WRK1 := W(SB-2) CON W(SB)
05          C1534 034402000633      CAL F,F,GTWDW
06
07          ; TEST MULTIPLICAND = 0
08          C1535 43440042154C      JMP T,NZ,MLAL1 ; IF WORK0 <> 0 THEN GOTO MLAL1;
09          C1536 41067000226C      SA EXOR,MESS,WRK1 ; IF WRK1 = MESS
10          C1537 43440002156C      JMP F,NZ,MLAC  ; THEN GOTO MLA-CONTROL
11
12          ; SAVE MULTIPLICAND
13          C1540 415614000277  MLAL1: ZAB OR,WRK5      ; WRK5 := WRK1
14          C1541 415614000256      ZAB OR,WRKO,WRK4 ; WRK4 := WRK0
15
16          ; LOAD ADDR-B
17          C1542 0141540000C1      ZBQ OR,WPRE     ; Q := ADDR-B
18          C1543 4155140000C7      ZQB OR,SB      ; SB := Q
19
20          ; GET MULTIPLICATOR
21          C1544 034402000633      CAL F,F,GTWDW ; WRKO CON WRK1 := W(SB-2) CON W(SB)
22
23          ; TEST MULTIPLICATOR = 0
24          C1545 03440042155C      JMP T,NZ,FPUW1 ; IF WORK0 <> 0 THEN GOTO FPUW1;
25          C1546 41067000226C      SA EXOR,MESS,WRK1 ; IF WRK1 = MESS
26          C1547 43440002156C      JMP F,NZ,MLAC  ; THEN GOTO MLA-CONTROL

```

!0061 GPU MICROPROGRAM GI APR 1982

```

01          ; WAIT DPU
02          FPUW1: CAL T,INTR,DPUIN      ; IF INTERRUPT GOTO DPUIN
03          RZ             OR,FPURC      ; IF FPUL-NOT-READY
04          JMP T,FPUUNR,FPUW1           ; THEN GOTO FPUWAITPOINT1

05          C1550 434402701513
06          C1551 41475400600C
07          C1552 03440063155C

08          C1553 01426000732C
09          C1554 0344024216C1

10          ; TEST STATUS
11          RAG AND,FPUST,WRK3      ; Q := FPUSTATUS(22:23)
12          CAL T,NZ,DPUER           ; IF Q <> 0 THEN GOTO DPUERROR

13          C1555 014554750013
14          C1556 014554140012

15          ; START DPU SHORT LOAD
16          C1557 4145140000CC
17          C1560 415441000321
18          C1561 01544100032C
19          C1562 01462022024C

20          C1563 414554150017
21          C1564 414554140016
22          C1565 034400001571

23          ; MLAC - CONTROL
24          ; INCREASE ADDRESSES BY 4
25          ; WPRE := WPRE + 3+1
26          ; W := W + 3+1
27          ; I/O ADDR := 0, READP
28          ; WO := WO - 1
29          ; IF WO <> 0 THEN GOTO MLA - LOOP

29          C1566 415441000321
30          C1567 01544100032C
31          C1570 01462022024C
32          C1571 0155440000C3
33          C1572 43440U421532

```

!0062 SPU MICROPROGRAM GI APR 1982
01 ; WAIT DPU READY AFTER OPERATION
02

JCC62 GPU MICROPROGRAM GI APR 1982

```

01
02
03      ; ARM      ACCUMULATOR REGISTER MULT
04      ; AR := AR * DWD(SA)
05
06      C1603 034402000633 ARM:
07      CAL    F,F,GTDWD          ; WRK0,WRK1 := MULTIPLICATOR
08      LDIM   0004,7070          ; CBCR := CBCR
09      RZR    OR,IMOP,CBCR       ; 4,7070
10      C1606 014554150013      ; OR,WRK1,FPARM
11      C1607 014554140012      ; FPUOP1 := WRK1; UNITFNC := ARM
12      C1610 011664005104      ; OR,WRKO,FPOPO
13      C1611 011754005C15      ; CAND,M2,STAT,STAT
14      C1612 00040000707C      ; SAB
15      C1613 4147541100CC      ; STATUS(22:23) := 0;
16      C1614 434400001573      ; SZB,OR,N2,WRK3
17
18

```

01
 02
 03
 04 ; INV
 05 ; INV SB(=LOAD-ADDR) SB(=LOAD-ADDR)
 06 ;
 07 W(=STORE-ADDR) WPRE IS USED DURING NORMALIZATION WHEN OP UNNORMALIZED
 08 ;
 09
 10 C1615 034402000633 INV: CAL F,F,GTDWD ; WRKO CON WRK1 := W(SB)
 11
 12 ; TEST ZERO (I-E* EXP == -2048) ; IF NORMALIZED GOTO INV1;
 13 C1616 034400451632 JMP T,NORM,INV1 ; Q := W
 14 C1617 41415400000C ZBQ OR,W ; WORK5 := Q;
 15 C1620 015514000017 ZQB OR,WRK5 ; WORK2 := EXP;
 16 C1621 415354000674 EXT WRK1,WRK2 ; WORK1 := FRAC(24:35) CON 0;
 17 C1622 011664006273 SAB CAND,M12,WRK1,WRK1 ; GOTO NORMALIZE
 18 C1623 434402001145 CAL F,F,NORMA ; Q := W
 19 C1624 41415400000C ZBQ OR,W ; WORK1 := Q;
 20 C1625 415514000012 ZQB OR,WRK1 ; WORK1 := W
 21 C1626 41261400000C LDW OR,WPRE ; Q := WPRE
 22 C1627 014154000001 ZBQ OR,WPRE ; WORK0 := WPRE;
 23 C1630 015514000012 ZQB OR,WRKO ; IF ZERO THEN GOTO INVER;
 24 C1631 034400021657 JMP F,NZ,INVER
 25
 26 ; START DPU INV ; CBRC :=
 27 C1632 4C040004707C INV1: LDIM 00C4,7070 ; CBRC := 4,7070
 28 C1633 41475411000C RZR OR,IMOP,CBRC ; FPUOP1 := WRK1 ; UNITFNC := INV
 29 C1634 414554350013 ZBR OR,WRK1,FPIINV ; FPUOP0 := WRKO
 30 C1635 01455414C012 ZBR OR,WRKO,FPPOPO
 31
 32 ; GET STORE_ADDRESS TO SR AND CLEAR STATUS ;
 33 C1636 41415400000C INV2: ZBQ OR,W ; SR := Q
 34 C1637 4155140000C7 ZQB OR,SB ; WRK3 := 3;
 35 C1640 011754005015 INV3: SZB OR,M2,WRK3 ; STATUS(22:23) := 0
 36 C1641 011664005104 SAB CAND,M2,STAT,STAT ; CBRC := 0
 37 C1642 0C040000707C LDIM 00C0,7070 ; CBRC := 0,7070
 38 C1643 41475411000C RZR OR,IMOP,CBRC ;

```

01          ; WAIT DPU READY
02          FPUW4: CAL T,INTR,DPUIN
03          434402701513 ; IF INTERRUPT GOTO DPUIN
04          4147540060CC ; IF FPU_NOT_READY
05          034400631644 ; THEN GOTO FPUW4
06          015754006413 ; WRK1 := FPUR1
07          015754006012 ; WRKO := FPUR0
08          434402002063 ; SUBROUTINE GPU STORE
09          4145140000CC ; NO OP
10          034404642656 ; WAIT, IF BUSERROR GOTO INTB
11          01426000732C ; Q := FPUTSTATUS(22:23)
12          0614000201C4 ; ADD,STAT,STAT,NL,F,NZ CRTN ; STATUS := STATUS + Q
13          234400551657 ; IF Q = 0 THEN RETURN
14          JMP T,FPMSK,INVER RTN ; IF FPMASK THEN GOTO INVER ELSE RETURN
15
16          ; INV ERROR
17          C1657 4103540044CC INVER: SZQ OR,C2
18          0116640051C4 SAB CAND,M2,STAT,STAT ; Q(22) := 1 (=OVERFLOW)
19          0344020016C1 CAL FF,DPUER ; STATUS(22:23) := 0;
20          015560000012 AND,WRKO ; GOTO DPU ERROR
21          411754002013 SBB OR,MESS,WRK1 ; WORK0 := 0
22          434400002054 JMP F,F,ZSTR2 ; WORK1 := 0,-2048
23
24
25
26

```

!0066 GI MICROPROGRAM GI APR 1982

```

01      ; CMV   WPRE(=ADDR-A)  W(=ADDR-B)  SB(=ADDR-C)  W0(=REP-COUNT)
02      ; CMV   : B(I) := B(I) + A(I) * C , FOT I = 0, 1, ... , W0-1
03      ; CMVI: B(I) := B(I) - A(I) * C , FOR I = 0, 1, ... , W0-1
04
05
06
07      01665 015560000006 CMV:    ZBB    AND,CAUSE      ; ADD-SIGN := +
08      01666 000440004000 LDIM   4000,4000      ; MODUS
09      01667 034400001672 JMP    F,F,CMV1      ; GOTO CMV1;
10
11      C1670 4117540060C6 CMVI:  SZB    OR,W12,CAUSE      ; ADD-SIGN := -
12      01671 400460004000 LDIM   6000,4000      ; MODUS
13      01672 015754000012 CMV1:  RZB    OR,IMOP,WRKO      ; MODUS := CLEAR OR ADDSIGN OR
14      01673 00461000664C ZAS    SUB,WRKO,ILIM      ; ZERO-EXP
15
16
17      ; PREPARE THE LOOP
18      01674 0116640051C4 SAB    CAND,M2,STAT,STAT      ; STATUS(22:23) := 0;
19      C1675 011754005015 SZB    OR,W2,WRK3      ; WORK3 := 3;
20      C1676 414611000000 ZA     SUBO,W0      ; ALU := -REP-COUNT;
21      01677 234402010633 CAL    F,NNEG,GTDWD RTN   ; IF NEG GOTO GTDWD ELSE RETURN;
22      C1700 434400421703 JMP    T,NZ,CMVLO      ; IF <> 0 THEN GOTO CMVLO
23      C1701 41067000226C SA     XOR,MESS,WRK1      ; IF WORK1 <> MESS
24      C1702 234400421703 JMP    T,NZ,CMVLO      ; THEN GOTO CMVLO ELSE RETURN;
25      01703 00461000766C CMVLO: ZAS    SUB,WRK1,SP17      ; SP16, SP17 := C;
26      C1704 004610007240 ZAS    SUB,WRKO,SP16      ; C;

```

!OC67 GPU MICROPROGRAM GI APR 1982

```

01
02      C1705 014154000001      ; CMV LOOP
03      C1706 415514000001      CMVL: ZBQ      ; Q := ADDR_A;
04      C1707 034402000633      OR,SB      ; SB := Q;
05      C1708 434400021746      CAL      ; WORK0,WORK1 := A;
06      C1710 034400421713      FF,GTWDW   ; IF <> 0 THEN GOTO CMVL1;
07      C1711 41067000226C      JMP      ; IF WORK1 = MESS
08      C1712 434400021746      SA      ; THEN GOTO CMV CONTROL;
09      C1713 01421400024C      EXOR,MESS,WRK1
10      C1714 011754006412      JMP      ; SAVE WORK0
11      C1715 0344020015C4      OR,WRKO      ; WORK0 := MODUS
12          F,F,MODU1      CAL      ; GOTO MODU1;

13          ; MULT      ; FPUP01 := WORK1; UNITFNC := SL;
14      C1716 014554750013      ZBR      ; FPUP00 := Q;
15      C1717 41451414000C      ZQR      ; Q := W
16      C1720 41415400000C      ZBQ      ; SB := Q
17      C1721 415514000007      ZQB      ; NO OP
18      C1722 41451400000C      OR      ; NO OP
19      C1723 41451400000C      ZQ      ; NO OP
20          ; LOAD C      ; FPUP01 := SP17
21      C1724 4107541574CC      SZR      ; FPUP00 := SP16;
22      C1725 4107541470CC      SZR      ; GET B      ; WORK0,WORK1 := B;
23          ; WAIT      ; IF INTERRUPT THEN GOTO DPUIN;
24      C1726 034402000633      CAL      ; IF DPU NOT_READY
25          F,F,GTWDW   ; THEN GOTO FPUW3;
26          ; FPUW3: CAL      ; AND,FPUST,WRK3
27          T,INTR,DPUIN      RZ      ; Q := FPUSTATUS;
28      C1727 434402701513      OR,FPUR0   ; IF NOTZERO GOTO DPUER;
29      C1730 41475400600C      JMP      ; T,FPUWR,FPUW3
30      C1731 434400631727      RAQ      ; CAL
31      C1732 01426000732C
32      C1733 0344024216C1

```

```

01
02
03      ; ADD B;          ZAR      OR,CAUSE,FFULL      ; LOAD ADDSIGN AND ZEROTAIL
04      01734 01461415014C  ZAR      AND,CAUSE,FPOPO      ;
05      01735 01462014014C  ZBQ      OR,W               ;
06      C1736 41415400000C  OR,SB   Q := ADDR_B;       ;
07      01737 415514000007  ZQB      SB := Q;           ;
08      01740 41451400000C  OR      NO OP;             ;
09      01741 41451400000C  ZQ      NO OP WAIT DPU READY;
10      01742 434402001474  CAL     F,F,ADD2;        ;
11
12      ; STORE          ZQR      AND,FPSTR      ; FPUOP1 := 0, UNITFNC := STORE
13      01743 01452055000C  ZQR      AND,FPOPO      ;
14      01744 01452014000C  CAL     F,F,INV3      ;
15      01745 03440200164C
16
17      ; CMV  CONTROL    ABB      ADD0,WRK3,WPRE      ; ADDR_B := ADDR_B + 4;
18      01746 415441000321  CMVC:  ABB      ADD0,WRK3,W      ;
19      C1747 01544100032C  ZQR      AND,READP      ; ADDR_A := ADDR_A + 4;
20      01750 01452022000C  ZBB      SUN,GRX      ;
21      01751 015544000003  JMP     T,NZ,CMVL      ; I/O ADDR := 0;
22      01752 2344004217C5  RTN     ; W0 := W0 - 1;
23
24
25      FILL 2000
26
27

```

```

01      ; STR
02      ; STR
03      ; STR
04      ; STR
05      ; STR
06      ; STR(=HEADADDR) SB(=DISP) ; IF SB = 0
07      ; WORK5 = W++ IT IS POSSIBLE TO STORE IN W+++
08      ; SB = 0 GIVE SINGLE PRECISION ROUNDED RESULT
09      ; SB <> 0 GIVE DOUBLE PRECISION ROUNDED RESULT
10

11      STR:    ZB     OR,SB
12      C2000 41455400000C7   F,NZ,STRS          ; IF SB = 0
13      C2001 034400022057   JMP
14
15      ; START STORE DPU
16      C2002 400400200CCC  STRD: LDIM 002C,00000
17      C2003 4147545500CC  RZR   OR,IMOP,FPSTR
18      C2004 414560140012  ZBR   AND,WRK0,FPOPO
19
20
21      ; GET STOREADDRESSES
22      C2005 41415400000C   ZBG   OR,W
23      C2006 415400000C167  AQB   ADD,SB,SB
24      C2007 015514000017  ZQB   OP,WRK5
25      ; PREPARE WRK1 MASK FOR FRAC(24:35)
26      C2010 411774006013  SZB   EXNOR,M12,WRK1
27      C2011 400400000042  LDIM 0000,0043
28      C2012 415754000016  RZB   OR,IMOP,WRK4
29      C2013 41035400500C  S2Q   OR,W2
30      C2014 0116640051C4  SAB   CAND,M2,STAT,STAT
31
32      ; WAIT DPU
33      C2015 434402701513  FPUW6: CAL
34      C2016 41475400600C  RZ    OR,FPUR0
35      C2017 434400632015  JMP   T,FPUNR,FPUW6
36      C2020 015754006415  RZB   OR,FPUR1,WRK3
37      C2021 41432000700C  RQQ   AND,FPUST
38      C2022 434400422046  JMP   T,NZ,STRER
39      C2023 015754006012  RZB   OR,FPUR0,WRKO
40      C2024 434400012047  JMP   F,NEG,ZSTR
41      C2025 41452015000C  ZQR   AND,FPOP1
42      C2026 01452014000C  ZQR   AND,FPOPO
43      C2027 415460000C333  ABB   AND,WRK3,WRK1

```

; THEN GOTO STORE-SINGLE

; DOUBLE ROUND CONSTANT = 1B31

; FPUOP1 := IMOP , UNITFC := STORE

; FPUOP0 := U (I.E. DOUBLE STORE)

; Q := W

; SB := SB + Q

; WRK5 := Q

; WRK1 := 1 EXT 12 CON 0 EXT 12

; IMOP := 35

; WRK4 := 35

; Q := 3;

; STATUS(22:23) := 0;

; IF INTERRUPT GOTO DPUIN

; IF FPU-NOT-READY

; THEN GOTO FPUW6

; WORK3 := TAILFRAC(24:35) CON HEADEXPO

; Q(22:23) := DPUSTATUS(22:23)

; IF <>0 THEN GOTO STR ERROR;

; WORK0 := TAILFRAC(0:23);

; IF NEG THEN GOTO ZSTR;

; START DPU

; START DPU

; WRK1 := FRAC(24:35) CON 12 EXT C

10070 GPU MICROPROGRAM GI APR 1982

```

01
02      ; SET TAIL EXPO
03      WRK3 := SIGNEXTENDED HEAD_EXPO
04      WORK3 := WORK3 - 35 <*TAIL EXP*>
05      ADD,MESS,WRK3
06      IF WORK3 < -2048
07      THEN GOTO ZERO STORE
08      AND,M12,WORK3,WRK3
09      SAB,OR,WRK3,WRK1
10      OR,F,GPUST
11      CAL,F,GPUST
12      LOAD HEADADDRESS
13          ZAB,OR,WRK5,SB
14          SB := WRK5

15      C2040 015754006413 ; NOW DPU MUST BE READY
16      C2041 015754006012 ; STR1: RZB OR,FPU1,WRK1
17      C2042 034404642656 ; RZB OR,FPU0,WRKO
18      C2043 434402002063 ; WJMP T,BERR,INTB
19      C2044 41451400000C ; CAL F,F,GPUST
20      C2045 634404642656 ; OR,F,GPUST
21          OR,F,GPUST
22          WJMP T,BERR,INTB
23      C2046 0344020016C1 STRR: CAL F,F,DPUER
24          DPUER
25          ; ZERO STORE
26      C2047 415620000252 ZSTR: ZAB AND,WRKO,WRKO
27      C2050 411754002013 ZSTR1: S2B OR,MESS,WRK1
28      C2051 434402002063 ; CAL F,F,GPUST
29      C2052 415614000367 ; ZAB OR,WRK5,SB
30      C2053 034404642656 ; WJMP T,BERR,INTB
31      C2054 434402002063 ZSTR2: CAL F,F,GPUST
32      C2055 41451400000C ; OR,F,GPUST
33      C2056 634404642656 ; WJMP T,BERR,INTB
34          RTN ; WAIT, IF BUSERROR GOTO INTB
35          ELSE RETURN

36      C2057 01452055000C ; STORE SINGLE
37      C2060 01452014000C ; STRS: ZQR AND,FPSTR
38      C2061 034400001636 ; ZQR AND,FPOPO
39          JMP F,F,INV2
40          KS = KEY STORE : 51
41      C2062 21451400000C KS: ZQ OR
42          RTN ; NO_OP RETURN

```

JC071 GPU MICROPROGRAM GI APR 1982

```

01
02
03      ; SUBROUTINE GPU STORE
04      ; *****
05      ; GPU STORE STORE WORK0 CON WORK1 IN THE MEMORY
06      ; PRELOCATION AND LOCATION
07
08
09      ; WORK2 = SB + BASE
10      C2063 0116400000574  GPUTS: SAB    ADD,BASE,SB,WRK2      ; WRK2 := SB + BASE
11      C2064 0106450013CC   SA     SUNO,LLIM,WRK2      ; IF WRK2 < LOWER-LIMIT
12      C2065 0344000121C6   JMP    F,NNEG,GPUS1      ; THEN GOTO GPUS1
13
14      C2066 0106500017CC   SA     SUB,ULIM,WRK2      ; IF WRK2 >= UPPR-LIMIT
15      C2067 434400012672   JMP    F,NNEG,INTO      ; THEN GOTO INTO
16
17      C2070 014614U3C26C   ZAR    OR,WRK1,DATO      ; DATAOUT := WORK1
18      C2071 0146146203CC   ZAR    OR,WRK2,WRTP      ; I/O ADDR := WRK2, WRITEP
19      C2072 034400602672   JMP    T,INMADR,INTO      ; IF NOT_M_ADDR GOTO INTO
20
21      C2073 011645004714   SAB    SUNO,C2,WRK2,WRK2  ; WRK2 := WRK2 - 2
22      C2074 0106450013CC   SA     SUNO,LLIM,WRK2      ; IF WRK2 < LOWER-LIMIT
23      C2075 434400012101   JMP    F,NNEG,GPUS2      ; THEN GOTO GPUS2
24
25      ; WAIT
26      C2076 034404642656   WJMP   T,BERR,INTB      ; IF BUSERROR GOTO INTB
27
28      C2077 41461403024C   ZAR    OR,WRK0,DATO      ; DATAOUT := WRK0
29      C21C0 61461462C3CC   ZAR    OR,WRK2,WRTP      ; I/O ADDR := WRK2, WRITEP
30

```

10072 GPU MICROPROGRAM GI APR 1982

```

01
02      ; IT IS POSSIBLE TO STORE IN MEMORY(8) AND W3
03 02101 011645004567 GPU$2: SAB SUN0,C2,SB,SB ; SB := SB - 2
04 02102 415614000253 ZAB OR,WRK0,WRK1 ; WRK1 := WRK0
05 02103 415620000314 ZAB AND,WRK2,WRK2 ; WRK2 := 0
06 02104 034404642656 WJMP T,BERR,INTB ; WAIT, IF BUSERROR GOTO INTB
07 02105 034400002107 JMP F,F,GPUS3 ; GOTO GPUS3
08
09 02106 411754006014 GPU$1: SZB OR,M12,WRK2 ; WRK2 := 0 EXT 12 CON 1 EXT 12
10 02107 41064500556C GPU$3: SA SUN0,M8,SB ; IF SB >= 8
11 C2110 034400412672 JMP T,NNEG,INTO ; THEN GOTO INTO
12 C2111 414554220007 ZBR OR,SB,READP ; I/O ADDR := SB, READP
13 C2112 434400612672 JMP T,NWADR,INTO ; IF NOT-W-REG GOTO INTO
14 C2113 415614000263 ZAB OR,WRK1,GRX ; W(I/O) := WRK1
15
16 C2114 414614000300 ZA OR,WRK2 ; IF WRK2 <> 0
17 C2115 634400422116 JMP T,NZ,GPUS4 ; THEN GOTO GPUS4 ELSE RETURN
18
19 C2116 011645224567 GPU$4: SABR SUN0,C2,SB,SB,READP ; I/OADDR := SB := SB - 2, READP
20 C2117 615614000243 ZAB OR,WRK0,GRX RTN ; W(I/O) := WRK0;
21
22
23

```

```

01      ; SQUAREROOT  WPRES,W := SQRT( DWD(SB) )
02
03      ; THE SQUAREROOT OF THE FLOATING POINT DWD(SB) IS TAKEN
04      ; AND THE RESULT IS STORED IN WPRES,W
05      ; NEGATIVE RADICANDS GIVE OVERFLOW
06
07
08
09
10      C2120 0344020000633  SQRT: CAL F,F,GTDWD          ; LOAD RADICAND
11      C2121 434400452132    JMP T,NORM,SQRT1           ; IF NORMALIZED GOTO SQRT1
12
13      C2122 415354000674    EXT WRK1,WRK2             ; WORK2 := EXP
14      C2123 011664006272    SAB CAND,M12,WRK1,WRK1   ; WORK1 := FRAC(24:35) CON 0
15      C2124 434402001145    CAL F,F,NORMA            ; GOTO NORMALIZE
16      C2125 414154000000C   SQRT2: ZBQ CR,W             ; WORK1 := WORK1
17      C2126 415514000013    ZQB CR,WRK1              ; W :=
18      C2127 014154000001    ZBG CR,WPRES             ; WORK0 := WORK0
19      C2130 015514000012    ZQB CR,WRKO              ; WPRES :=
20      C2131 234400452132    JMP T,NORM,SQRT1         ; RTN ; IF NORMALIZED GOTO SQRT1 ELSE RETURN
21
22      C2132 034400012211  SQRT1: JMP F,NNEG,SQRTE        ; IF NEGATIVE THEN GOTO SQRT EXCEPTION
23      ; SAVE RADICAND
24      C2133 415614000C277  ZAB OR,WRK1,WRK5           ; WORK5 := WORK1
25      C2134 415614000C256  ZAB OR,WRK0,WRK4           ; WORK4 := WORK0
26
27      ; SAVE INTEGER RADICAND
28      C2135 411750004413  S2B SUB,C2,WRK1             ; WORK1 := 2 - 1
29      C2136 414460000373  AB AND,WRK5,WRK1           ; ALU := EXP EXTRACT 1
30      C2137 434400422141  JMP T,NZ,BFSQ4             ; IF EVEN EXP0
31      C2140 022554000012  SSRB OR,WRK0,Z,NL           ; THEN WORK0 := WORK0 // 2
32      C2141 022554000012  BFSQ4: SSRB OR,WRK0,Z,NL       ; WORK0 :=
33      C2142 022554000012  SSRB OR,WRK0,Z,NL           ; WORK0 // 4
34      C2143 415614000247  ZAB OR,WRK0,SB             ; SB := RADICAND
35      C2144 415614000241  ZAB OR,WRK0,WPRES          ; WPRES := RADICAND

```

10C74 GPU MICROPROGRAM GI APR 1982

```

01
02 02145 40040407337766 ; LINEAR APPR OF SQRT(WPRE,W) (WPRE,W AS LONG)
03 LDIM 0733,7766 ; IMOP I= 1 949 686
04 RAB ADD,IMOP,SB,WRKO ; WORKO := 1 949 686
05 ADD,SB,WRKO ; + 2 * RADICAND;
06 OR,WRKO,CAUSE ; CAUSE := ITERAND
07
08
09 02151 434402000411 ; NEWTON INTEGER
10 CAL F,F,WDBF ; W := WPRE // WORKO;
11 SSRA ADD,CAUSE,W,Z,NL ; WDBF ADDR FIRST AFTER WD
12 ZBG OR,W ; W := (W+CAUSE) // 2
13 ZQR OR,WRKO ; WORKO :=
14 CAUSE := ; CAUSE := ITERAND;
15 ZQB OR,CAUSE ; WPRE := RADICAND
16 ZAB OR,SB,WPRE ; W := WPRE // WORKO
17 CAL F,F,WDBF ; W := W + CAUSE
18 ABB ADD,CAUSE,W ; IF --, OVERFLOW GOTO BFSQS
19 JMP F,OVFL,BFSQS ; ELSE W := W / 2;
20 SSRB OR,w,Z,NL

```

```

01
02
03      ; PREARE NEWTON REAL
04      02163 414154000000C BFSQ5: ZBQ OR,W
05      C2164 015514000012 ZQB OR,WRKO
06      C2165 015614000341 ZAB OR,WRK4,WPRE
07      C2166 01561400036C ZAB OR,WRK5,W
08      C2167 015354000774 EXT WRK5,WRK2
09      C2170 022541004014 SSRB ADDO,WRK2,SGN,NL
10      C2171 011660006312 SAB AND,M12,WRK2,WRK1
11      C2172 015614000246 ZAB OR,WRKO,CAUSE
12      C2173 015614000267 ZAB OR,WRK1,SB
13
14      C2174 0344020014C3 ; DIVIDE CAL F,F,FDBF
15
16
17      C2175 015614000152 ZAB OR,CAUSE,WRKO
18      C2176 015614000173 ZAB OR,SB,WRK1
19
20      ; SET ADDCONDITION AND ADD
21      C2177 41035400500C SZQ OR,M2
22      C2200 022154000417 DSRE OR,WRKS,Z,MC
23      C2201 034402001334 CAL F,F,FABF
24
25
26      ; DIVIDE BY 2
27      C2202 414154000000C ZBG OR,W
28      C2203 015514000014 ZQB OR,WRK2
29      C2204 015354000714 EXT WRK2,WRK2
30      C2205 01032400600C SQG CAND,M12
31      C2206 015544000014 ZBE SUN,WRK2
32      C2207 411660006314 SAB AND,M12,WRK2,WRK2
33      C2210 21541400030C AQB RTN OR,WRK2,W
34
35
36      C2211 415614000241 SGRTE: ZAB OR,WRKO,WPRE
37      C2212 41561400026C ZAB OR,WRK1,W
38      C2213 0116540045C4 SAB OR,C2,STAT,STAT
39      C2214 2344005512C6 JMP T,FPMSK,INTF
40
41

```

```

01
02 ; AUTO REDUCTION OF A DATAMATIC BLOCK
03
04 ; CALL           BF   W3    X1    C5.
05 ;               BC + 2 ; AUTORED
06 ;               BC + 4 ; LR
07 ;               BC + 6 ; (R_MAX + 1)
08 ; W1 MAY BE ZERO ATT CALL ( NOT CLAIMED ) .
09 ; W0 W1 W2 W3 IS UNDEFINED AT RETURN.
10
11
12 ; WORKLOCATIONS USED IN BLOCK FLOATING AUTO REDUCTION RESERVED BY THE
13 ; CALLING PROCESS!
14 ;
15 ;               BC + 8 ; SZU
16 ;               BC + 10 ; CAT-SZP + NLR-BASE
17 ;               BC + 12 ; CAT-I1R
18 ;               BC + 14 ; 4 * (R_MAX + 1)
19 ;               BC + 16 ; TAIL-DISP
20 ;               BC + 18 ; BLOCK-FLOATING / ACU-MODE / ADDSIGN
21 ;               BC + 20 ; BLOCK-EXP-R-BASE
22 ;               BC + 22 ; BLOCK-EXP-U TO BE SUBTRACTED FROM EXP
23 ;               BC + 24 ; BLOCK-EXP-U-BASE
24 ;               BC + 26 ; EXP-LIM
25 ;               BC + 28 ; STATUS-BASE
26 ;               BC + 30 ; U
27 ;               BC + 32 ; CAT-SZU + NLU-BASE
28 ;               BC + 34 ; FR
29 ;               BC + 36 ; LU
30 ;               BC + 38 ; FU
31
32 ;               BC + 30 ; U
33 ;               BC + 32 ; CAT-SZU + NLU-BASE
34 ;               BC + 34 ; FR
35 ;               BC + 36 ; LU
36

```

!0077 GPU MICROPROGRAM GI APR 1982
 01
 02
 03
 04
 05
 06
 07
 08
 09
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32

; WORKLOCATIONS IN GPU REGISTERS :

```

; N1 = CAUSE      ; I1U
; N3 = W1'        ; R
; N4 = WORK4      ; I1R
; N5 = WORK2      ; SZR
; N6 = W3'        ; ADDR_A <> IN W */
; N7 = W2'        ; WPRE ; ADDR_B <> IN WPRE */
; N8 = ILIN       ; FULL_RED
; N9 = W0          ; REPETITIONS
; N10 = RTC        ; ACCU_ADDR = STORE_ADDR
; SP1?            ; ADDR_N2 IN WORKAREA
; SP1€            ; MODUS, BLOCKFLOATING MODE

; AFTER EACH CALL HAS THE CONTENT BEEN CHANGED IN :
; C5   : ACU_MODE

; TEST OP
; BF:   ABQ      SUB0,SB,X      ; Q := SB - W1
;       ZGR      AND,READP    ; I/O-ADDR := 0
;       ZQB      AND,GRX     ; W0 := 0
;       S2B      SUB,C2,X     ; X := 1
;       OR,C2,WPRE   ; WPRE := 2
;       S2B      OR,M2,W     ; W := 3
;       SA       SUB,C2,W1    ; IF W1 <> 1
;       JMP      TNZ,ILLOP   ; THEN GOTO ILLOP
;       SA       SUB0,M2,W3   ; IF W3 <> 3
;       JMP      TNZ,ILLOP   ; THEN GOTO ILLOP

```

```

01
02
03      ; SET MODUS AND ADD SIGNBIT          ; SB := ADDR C5
04      C2227 41551400000C7    ZQB OR,SB
05      C2230 0344020000321    CAL F,F,GETTOP ; WORKO := ACU_MODE
06
07
08
09      C2231 40041000000C    LDIM 1000,0000
10     C2232 415660000256    RAB AND,IMOP,WRKO,WRK4
11     C2233 015354001257    SWAP WRKO,WRK5
12     C2234 4004200000CC    LDIM 2000,0000
13     C2235 415660000375    RAB AND,IMOP,WRK5,WRK3
14     C2236 015454000355    ABB OR,WRK4,WRK3
15     C2237 411660006252    SAB AND,M12,WRKO,WRKO
16     C2240 0344020002554    CAL F,F,STB
17     C2241 40044000000C    LDIM 4000,0000
18     C2242 015654000332    RAB OR,IMOP,WRK3,WRKO
19     C2243 015354001356    SWAP WRK4,WRK4
20     C2244 415454000352    ABB OR,WRK4,WRKO
21     C2245 4045500007012   ZBS SUB,WRKO,SP16
22
23      ; SET 4*(R_MAX+1)                   ; IMOP := 12
24     C2246 000400000014    LDIM 0000,0014
25     C2247 415645000167    RAB SNO,IMOP,SB,SB
26     C2250 011640004573    SAB ADD,C2,SB,WRK1
27     C2251 4045500007413   ZBS SUB,WRK1,SP17
28     C2252 034404642656    WJMP T,BERR,INTB
29     C2253 034402000321    CAL F,F,GETTOP
30     C2254 015440000252    ABB ADD,WRKO,WRKO
31     C2255 411645004577    SAB SNO,C2,SB,WRK5
32     C2256 0117040050C7    SQB SUN,M2,SB
33     C2257 0344020002554   CAL F,F,STB
34
35      ; GET FU                         ; IMOP := 20
36     C2260 000400000024    LDIM 0000,0024
37     C2261 415640000176    RAB ADD,IMOP,SB,WRK4
38     C2262 411641005347    SAB ADD,M2,WRK4,SB
39     C2263 034404642656    WJMP T,BERR,INTB
40     C2264 034402000321    CAL F,F,GETTOP
41     C2265 411644005347    SAB SUN,M2,WRK4,SB

```

```

01 10079 GPU MICROPROGRAM GI APR 1982
02 ; NEXT COL. LOOP
03 ; CLAIMS : WORK0 = U; WORK4 = C2; WORK5 = C3; SB = NO;
04
05 C2266 0344020002554 BFNC1: CAL F,F,STB ; TEST AUTORED ; STORE COL IN NO
06          ZAB OR,WRK0,WRK3 ; WORK3 := U
07 C2267 4156140002555 ; SAB SUN,C2,WRK5,SB ; SB := C3 - 2 = C4
08 C2270 411645004767 ; WJMP T,BERR,INTB ; WAIT E.T.C.
09 C2271 034404642656 ; CAL F,F,GETOP ; WORK0 := AUTORED
10 C2272 034402000321 ; JMP F,NZ,BFNC1 ; IF NOT_AUTORED GOTO BFNC1
11 C2273 0344000223C1
12
13          ; IF AUTORED STORE U AS LR ; SB := C3
14 C2274 415614000367 ; ZAB OR,WRK5,SB ; WORK0 := U
15 C2275 415614000332 ; ZAB OR,WRK3,WRK0 ; STORE U IN C3
16 C2276 034402002554 ; CAL F,F,STB ; NO OP
17 C2277 4145140000C ; ZQ OR ; WAIT E.T.C.
18 C2300 034404642656 ; WJMP T,BERR,INTB
19
20          ; LOAD I1U AND STORE IN CAUSE ; SB := C3 - 4 = B0
21 C2301 011644005367 BFNC1: SAB SUN,M2,WRK5,SB ; WORKO := BASE I1U
22 C2302 034402000321 ; CAL F,F,GETOP ; WORKO := ADDR I1U
23 C2303 415440000332 ; ABB ADD,WRK3,WRK0 ; SB := WORK0
24 C2304 415614000247 ; ZAB OR,WRK0,SB ; WORK0 := I1U
25 C2305 034402000321 ; CAL F,F,GETOP ; CAUSE := I1U
26 C2306 015614000246 ; ZAB OR,WRK0,CAUSE ; CAUSE := I1U
27

```

```

01
02
03      ; LOAD SZU          SAB    $UNO,C2,WRK4,SB   ; SB := C2 - 2 = B1
04      02307 011645004747  WJMP   T,BERR,INTB   ; WAIT E.T.C.
05      02310 034404642656  CAL    F,F,GETTOP  ; WORKO := BASE SZU
06      02311 034402000321  ADD   WRK3,WRKO   ; WORKO := ADDR SZU
07      02312 415440000332  ABB    OR,WRKO,SB   ; SB := WORKO
08      02313 415614000247  ZAB    F,F,GETTOP  ; WORKO := SZU
09      02314 034402000321  CAL    OR,WRKO,WRK2  ; WORK2 := SZU
10      02315 015614000254  ZAB    ADD,WRK2,WRK2  ; WORK2 := 2 * SZU;
11      02316 015440000314  ABB    ADD,WRK2,WRK2
12
13      ; TEST SZU > RMAX + 1
14      02317 411640004767  SAB    ADD,C2,WRK5,SB   ; SB := C3 + 2 = B7
15      02320 034402000321  CAL    F,F,GETTOP  ; WORKO := RAMX + 1;
16      02321 414445000254  AB     $UNO,WRKO,WRK2  ; ALU := SZU - (RMAX+1)
17
18      02322 034400412535  JMP    T,NNEG,BFIC  ; IF SZU > (RMAX+1) GOTO BFIC
19
20      ; STORE SZU          SAB    OR,SP17,SB   ; SB := N2
21      02323 011754007407  SAB    OR,WRK2,WRKO  ; WRK2 <* SZU *>
22      02324 015614000312  ZAB    F,F,STB   ; STORE IN N2
23      02325 034402002554  CAL
24
25      02326 411754006012  SAB    OR,W12,WRKO  ; WORKO := 12 EXT 0, 12 EXT 1
26      02327 011660007252  SAB    AND,SP16,WRKO  ; EXTRACT BLFL?
27      02330 034400022343  JMP    F,NZ,NBLF1  ; IF ZERO GOTO NBLF1
28
29      02331 000400000024  ; TAKE EXPNU        LDTM  0000,00024  ; IMOP := 20
30      02332 015640000367  RAB    ADD,IMOP,WRK5,SB  ; SB := C3 + 20 = B8
31      02333 415614000177  ZAB    OR,SB,WRK5   ; WORK5 := B8
32      02334 034404642656  WJMP   T,BERR,INTB  ; WAIT E.T.C.
33      02335 034402000321  CAL    F,F,GETTOP  ; WORKO := EXPNU BASE
34      02336 415440000332  ABB    ADD,WRK3,WRKO  ; WORKO := ADDR EXPNU
35      02337 415614000247  ZAB    OR,WRKO,SB   ; SB := WORKO
36      02340 034402000321  CAL    F,F,GETTOP  ; WORKO := EXPNU
37      02341 411645004767  SAB    $UNO,C2,WRK5,SB  ; SB := B8 - 2 = N13
38      02342 034402002554  CAL    F,F,STB   ; STORE EXPNU IN N13
39
40      ; TAKE FR          NBLF1: ZAB    OR,WRK4,SB   ; SB := C2
41      C2343 015614000347  WJMP   T,BERR,INTB  ; WAIT E.T.C.
42      C2344 034404642656  CAL    F,F,GETTOP  ; WORKO := FR
43      C2345 034402000321  ZAB    OR,WRKO,X   ; W1 := FR
44      C2346 415614000242  S2B    OR,SP17,WRK3  ; WORK3 := N2
45      C2347 011754007415

```

```

01
02      ; NEXT ROW LCOP
03      ; CLAIMS : SZB OR,SP17,SB   ; SB := N2;
04 C2350 0117540074C7 BFNR: SZB OR,SP17,SB   ; SB := N2;
05      ; TEST R < SZU -1
06 C2351 034402000321 CAL F,F,GETOP
07 C2352 414045000242 ABQ SUNC,WRKO,X   ; WORKO := SZU
08 C2353 01450100000C ADD0 ZQ   ; Q := R - SZU
09 C2354 034400012525 JMP F,ANNEG,BFIR   ; ALU := R - SZU + 1
10 C2355 015614000257 ZAB OR,WRKO,WRK5   ; IF R < SZU -1 GOTO BFIR
11
12      ; LOAD I1R
13 C2356 411641005167 SAB ADD0,M2,SB,SB   ; SB := N2 + 4 = C0
14 C2357 034402000321 CAL F,F,GETOP
15 C2360 414040000242 ADD,WRKO,X   ; WORKO := CAT-I1R-BASE
16 C2361 41551400000C7 OR,SB Q   ; Q := WORKO + R <* ADDR I1R */
17 C2362 034402000321 CAL F,F,GETOP
18 C2363 415614000241 ZAB OR,WRKO,WPRE   ; SB := Q
19
20      ; GET SZR
21 C2364 011640004727 SAR ADD,C2,WRK3,SB   ; WORKO := CAT-SZR
22 C2365 034402000321 CAL F,F,GETOP
23 C2366 414040000242 ADD,WRKO,X   ; Q := CAT-SZR + R <* ADDR SZR */
24 C2367 41551400000C7 OR,SB SZR   ; SB := ADDR SZR
25 C2370 034402000321 CAL F,F,GETOP
26 C2371 015440000252 ABB ADD,WRKO,WRKO   ; WORKO := 2 * SZR;

```

```

01
02
03      ; TEST SZR < SZU
04      AB   SUNO,WRK5,WRKO          ; ALU := SZR - SZU
05      JMP  T,NNEG,BFNR1           ; IF SZU < SZR THEN GOTO BFNR1
06      OR,WRK5,WRKO             ; ELSE SZR := SZU;
07      C2374 0156140000372
08
09      ; TEST SZR > (RMAX+1)
10      C2375 0156140000254 BFNR1: ZAB    OR,WRKO,WRK2          ; WRK2 := SZR;
11      C2376 01164500412375        SAB    SUNO,C2,WRK3,SB          ; SB := N2 - 2 = B7
12      C2377 0344020000321         CAL   F,F,GETOP           ; WORK0 := RMAX + 1
13      C2400 4144450000254         AB    SUNO,WRKO,WRK2          ; ALU := SZR - (RMAX+1)
14      C2401 434400412525        JMP   T,NNEG,BFIR           ; IF SZR >= (RMAX+1) GOTO BFIR
15
16      ; CALCULATE CP_ADDR AND STORE_ADDR
17      C2402 0154400000314        ABB    ADD,WRK2,WRK2          ; SZR := SZR * 2;
18      C2403 415440000301        ABB    ADD,WRK2,WPRE          ; W2 := I1R+SZR <* ADDR_B *>
19      C2404 01421400014C        ZAQ   OR,CAUSE             ; Q := I1U
20      C2405 415614000037        ZAB   OR,W1,WRK5             ; WORK5 := R
21      C2406 015440000377        ABB   ADD,WRK5,WRK5          ; WORK5 := 2 * R
22      C2407 415400000372        AQB   ADD,WRK5,WRKO          ; WORK0 := I1U + 2 * R << STORE ADDR *>
23      C2410 00461000424C        ZAS   SUB,WRKO,RTC           ; RTC := ACCU_ADDR
24      C2411 015400000316        AQB   ADD,WRK2,WRK4          ; WORK4 := I1U + SZR; <* ADDR_A *>
25
26      ; TEST FOR FULL_RED
27      C2412 4116400005567        SAB   ADD,M8,SB             ; SB := B7 + 8 = N11
28      C2413 034402000321        CAL   F,F,GETOP           ; WORK0 := (RMAX+1)*4
29      C2414 4144450000257        AB    SUNO,WRKO,WRK5          ; ALU := R - (RMAX+1)
30      C2415 03440041242C        JMP   T,NNEG,BFI0           ; IF R >= (RMAX+1) GOTO BFI0
31      C2416 00452000064CC       ZQS   AND,ILIM             ; FULL_RED := -1 <* TRUE *>
32      C2417 434400002422       JMP   F,F,BFI1             ; GOTO BFI1
33      ; NOT FULLRED
34      C2420 0156140000257 BFIO: ZAB   OR,WRKO,WRK5          ; WRK5 := (RMAX+1)
35      C2421 004444006652       ABS   SUN,WRKO,WRKO,ILIM          ; FULL_RED := 0 <* FALSE *>
36
37      ; SET REPITION_COUNT
38      C2422 0154450000317 BFI1: ABB   SUNO,WRK2,WRK5          ; WORK5 := MAX_R - SZR;
39      C2423 034400412425        JMP   T,NNEG,BFI2           ; IF REP_COUNT < 0 THEN
40      C2424 415620000377       ZAB   AND,WRK5,WRK5           ; REP_COUNT := 0;
41      C2425 022554000017 BFI2: SSRB  OR,WRK5,Z,NL            ; WORK5 := 4* REP_COUNT
42      C2426 022554000017       SSRR  OR,WRK5,Z,NL           ; // 4;

```

!0083 GPU MICROPROGRAM GI APR 1982

```

01      ; CLEAR AR, BLOCKFL=, ADD_SIGN, BLOCKFL_STR
02      C2427 011754007012 ; WORK0 := MODUS, ZEROEXP = 0
03      S2B OR,SP16,WRK0 ; CAND,M12,WRK0,WRK0
04      SAB F,F,MODU1 ; CAL
05      C2430 011664006252 ; C2431 0344020015C4
06      C2432 41561400034C ; C2433 01462022024C
07      ; MLA      ; ZAB OR,WRK4,W
08      ; ZAR AND,WRK0,READP
09      ; ZAB OR,WRK5,GRX
10      ; CAL T,NZ,MLA1
11      ; C2435 434402442153C
12      ; C2440 015614000063
13      ; SAVE DIA? SUB0,W2,W
14      ; ABR AND,READP
15      ; ZQR OR,W3,GRX
16      ; ZAB
17      ; ADD UNRD ELEM
18      ; ADD UNRD ELEM
19      ; ADD UNRD ELEM
20      C2441 011754007416 ; LOAD EXP FOR BLOCKFLOATING NORMALIZATION
21      ; LDIM 0000,00014 ; IMOP := 12
22      ; RAB ADD,IMOP,WRK4,SB ; SB := N2 + 12 = C6
23      ; ZAB OR,SB,WRK2 ; WORK2 := C6
24      ; S2B OR,M12,WRK0 ; WORK0 := BLFL?
25      ; SAB AND,SP16,WRK0,WRK0
26      ; JMP F,NZ,NBLF2 ; IF ZERO GOTO NBLF2
27      ; CAL F,F,GETOP ; WORK0 := EXP_R_BASE
28      ; OR,X
29      ; ADD,WRK0,SB ; Q := R
30      ; AQB F,F,GETOP ; SB := EXP_R ADDR
31      ; C2452 015400000247 ; WORK0 := EXP_R ADDR
32      ; CAL F,F,GETOP ; WORK3 := EXP_R
33      ; ZAB OR,WRK0,WRK3 ; SB := C6 + 2 = N13
34      ; SAB ADD,C2,WRK2,SR ; WORK0 := EXP_U
35      ; CAL F,F,GETOP ; WORK3 := EXP_R + EXP_U
36      ; ABB ADD,WRK0,WRK3 ; GOTO LOADT
37      ; JMP F,F,LOADT ; WORK3 := 0;
38      ; C2461 415620000335 NBLF2: ZAB AND,WRK3,WRK3

```

```

01
02
03      ; LOAD TAILPART AND SIGN OFF ADD
04      C2462  411645004707  LOADT: SAB SUN0,C2,WRK2,SB    ; SB := C6 - 2 = C5
05      C2463  034402000321    CAL F,F,GETOP   ; WORK0 := ADDSIGN
06      C2464  415614000256    ZAB OR,WRK0,WRK4   ; WORK4 := ADDSIGN
07      C2465  011645004567    SAB SUN0,C2,SB,SB    ; SB := C5 - 2 = B5
08      C2466  034402000321    CAL F,F,GETOP   ; WORK0 := TAILDISP
09      C2467  015614000257    ZAB OR,WRK0,WRK5   ; WORK5 := TAILDISP
10      C2470  011640004247    SAB ADD,RTC,WRK0,SB  ; SB := TAIL_ADDR
11      C2471  034402000633    CAL F,F,GTWDW  ; LOAD TAILPART TO WORK0,WORK1
12      C2472  415354000674    EXT WRK1,WRK2   ; WORK2 := EXP-TAIL
13      C2473  4004777400C    LDIM 7777,4000  ; IMOP := -2048;
14      C2474  4146440003CC    RA  SUN,IMOP,WRK2   ; ALU := TAIL-EXP + 2048 - 1;
15      C2475  034400012545    JMP F,NNEG,BFZA  ; IF TAIL-EXP <= -2048 GOTO BFZA;
16      C2476  415445000334    ABB SUN0,WRK3,WRK2  ; WORK2 := EXP - REDEXP;
17      C2477  4146440003CC    RA  SUN,IMOP,WRK2  ; ALU := TAIL-EXP +2048 - 1;
18      C2500  034400012545    JMP F,NNEG,BFZA  ; IF TAILEXP <= -2048 THEN GOTO BFZA
19      C2501  011664006273    SAB CAND,M12,WRK1,WRK1  ; WORK1 := WORK1(0:11) CON 0 EXT 12
20      C2502  014454150276    ABR OR,WRK1,WRK4,FPULL  ; FPUP01 := WRK1 CON ADDSIGN; OP = LL
21      C2503  014554140012    ZBR OR,WRKU,FPopo  ; FPUP0U := WUKKU
22      ; LOAD HEADPART AND SUBTRACT RED-EXP
23      C2504  411754004007    S2B OR,RTC,SB   ; (EXP-R + EXP-U)
24      C2505  034402000633    CAL F,F,GTWDW  ; SB := HEAD-ADDR
25      C2506  015354000674    EXT WRK1,WRK4   ; WORK0,WORK1 := HEAD;
26      C2507  015445000336    ABB SUN0,WRK3,WRK4  ; WORK4 := EXP
27      C2510  411660006356    SAB AND,M12,WRK4,WRK4  ; WORK4 := EXP - RED-EXP
28      C2511  011664006273    SAB CAND,M12,WRK1,WRK1  ; WORK4 := EXP EXTRACT 12
29      C2512  015454000353    ABB OR,WRK4,WRK1  ; WORK1 := FRAC(24:35) CON 0 EXT 12
30      C2513  434402001476    CAL F,F,ADD2  ; + EXP
31      C2514  01175400400CC  BF2A1: S2B OR,RTC,W  ; GOTO ADD2 HEAD
32      ; TEST FULL-RED
33      C2515  41075400640C  ; W3 := HEAD-ADDR-A;
34      C2516  434400022547    SZN OR,ILIM   ; ALU := FULL-RED
35      ; IF NOT_FULL-RED GOTO BFSTOREDOUBLE
36      C2517  41461400000C  ; TEST DIA
37      C2520  434400022563    ZA OR,WO   ; ALU := DIA
38      ; IF ZERO GOTO SQUAREROOT
39      C2520  434400022563
40

```

```

01
02
03      ; DIVIDE AR          ZAB    OR,W2,SB      ; SB := DIV-ADDR
04      C2521 015614000047    CAL    F,F,ARM      ; GOTO MULT AR
05      C2522 4344020016C3
06
07      ; STORE IN BLOCKFLOATING MODE REDUCED ELEMENT
08      C2523 0344002002057    CAL    F,F,STRS      ; GOTO STRS
09
10
11      C2524 011754007415    BFIRO: S2B    OR,SP17,WRK3  ; N2 =>
12      C2525 011640004422    BFIR:  SAB    ADD,C2,W1,X   ; WORK3 := N2
13      C2526 411644005327    SAR    SUN,M2,WRK3,SB  ; W1 := W1 + 2
14      C2527 034402000321    CAL    F,F,GETOP     ; SB := N2 - 4 = C3
15      C2530 014451000C242    AR     SUB0,WRK0,X   ; WRK0 := LR
16      C2531 C3440041235C    JMP    T,NEG,BFNR   ; ALU := LR - R
17
18
19      C2532 415614000177    BFIC1: ZAB    OR,SB,WRK5      ; WORK5 := C3
20      C2533 4004000000C32     LDIM   00CC,0032      ; IMOP := 26
21
22      C2534 415640000336    RAB    ADD,IMOP,WRK3,WRK4  ; WORK4 := N2 + 26 = C2
23
24      C2535 011640004747    BFIC:  SAB    WCRK4 = C2; WORK5 = C3; SP17 = N2;
25      C2536 034402000321    CAL    ADD,C2,WRK4,SB   ; SB := C2 + 2 = B3
26      C2537 014214000C24C    F,F,GETOP     ; WORK0 := LU
27      C2540 411644005347    ZAQ    OR,WRK0      ; Q := LU
28      C2541 034402000321    SAB    SUN,M2,WRK4,SB   ; SB := C2 - 4 = NO
29      C2542 011640004652    CAL    F,F,GETOP     ; WORK0 := U
30      C2543 01440500024C    SAB    ADD,C2,WRK0,WRK0  ; ALU := LU - U
31      C2544 234400412266    AG     SUN0,WRK0      ; IF U <= LU GOTO BFNC ELSE RETURN
32
33

```

```

!0086 GPU MICROPROGRAM GI APR 1982
01 C2545 011754002014 BFZA: SZB OR,MESS,WRK2 ; WORK2 := -2048;
02 C2546 034400002514 JMP F,F,BFZA1 ; GOTO BFZA1;

04                                ; BF STORE DOUBLE NORMAL MODE
05 C2547 015560000012 BFSTD: ZBB AND,WRKO ; WORK0 := 0; <> MODUS >
06 C2550 034402001504 CAL F,F,MODU1 ; GOTO MODU1
07 C2551 415614000367 ZAB OR,WRK5,SB ; SB := TAIL-DISP
08 C2552 034402002002 CAL F,F,STRD ; GOTO STORE DOUBLE
09 C2553 034400002524 JMP F,F,BFIRO ; GOTO BFIRO

11                                ; STORE WORD <> STWD STORES FROM W-REG >
12                                ; ADD,BASE,SB,WRK1 ; WORK1 := SB + BASE
13 C2554 411640000573 STB: SAB SUNC,LLIM,WRK1 ; IF WRK1 < LOWERLIMIT
14 C2555 41064500126C SA JMP F,NNEG,INTO ; THEN GOTO INTO
15 C2556 434400012672 SA SUB,ULIM,WRK1 ; IF WRK1 >= UPPERLIMIT
16 C2557 41065000166C JMP F,NNEG,INTO ; THEN GOTO INTO
17 C2560 434400012672 ZAR OR,WRKO,DATA ; DATA-OUT := WRKO
18 C2561 41461403024C ZAR OR,WRKO,DATA ; I/O-ADDR := WORK1, WRITEP, RETURN
19 C2562 21461462026C RTN ; I/O-ADDR := WORK1, WRITEP, RETURN

```

```

01
02
03 ; DIA
04 ; ++
05
06 ; X = W1 : N3 ; NEXT ROW
07
08 ; WORK4 = 0 EXT 12 CON URED_EXP
09 ; SP17 = ADDR N2
10 ; SP16 = MODUS
11 ; W = W3 ; HEADADDR AND IN RTC
12
13 ; THE STORE OP CALL MUST BE NOT_BLOCK_FLOATING_I.E. NORMALIZING
14 ; THE STORE OP IS CALLED WITH W = 0 AND SB = 0 (STORE IN W3W0)
15 ; THE STORE USES WORK0, WORK1, WORK3, WORK4
16
17 ; SET MODUS TO NORMALIZING_STORE ; MASK FOR NORMALIZED STORE
18 C2563 400420000CCC BFSQ: LDIM 2000,0000 ; WORK0 := MODUS
19 C2564 011754007012 S2B OR,SP16,WRK0 ; AND,IMOP,WRK0,WRK0
20 C2565 015660000252 RAB AND,IMOP,WRK0,WRK0
21 C2566 03440200015C4 CAL F,F,MODU1 ; GOTO MODUS
22
23 ; W2W3 == AR ; W := 6;
24 C2567 0C0400000006 LDIM 0000,0000 ; WORK4 := UNRED_EXP
25 C2570 01575400000C RZB OR,IMOP,W ; WORK2 := RED_EXP
26 C2571 0344020002057 CAL F,F,STRS ; WORK4 := EXLOSS
27
28
29 C2572 015354000C75C ; SET EXP LOSS
30 C2573 0153540000474 ; EXT WRK4,WRK4
31 C2574 41544500031C ; EXT W3,WRK2
32 C2575 011754007415 ; ABB SUNC,WRK2,WRK4
33
34 C2575 011754007415 ; SET ADDR CF STATUS
35 C2576 400400000026 ; SZB OR,SP17,WRK3
36 C2577 415640000335 ; LDIM 0000,0026 ; IMOP := 22;
37 C2578 011645004727 ; RAB ADD,IMOP,WRK3,WRK3 ; WORK3 := N2 + 22 = NO
38 C2579 034402000321 ; SAP SNO,C2,WRK3,SB ; SB := NO - 2 = B4
39 C2580 014040000032 ; CAL F,F,GETOP ; WORK0 := STATUSBASE
40 C2581 414040000032 ; ABQ ADD,W1,WRK0 ; Q := WORK0 + ROW
41 C2582 415400000027 ; AQB ADD,W1,SB ; SB := Q + ROW
42 C2583 415614000177 ; ZAB OR,SB,WRK5 ; WORK5 := STATUS_ADDR
43

```

```

01
02
03      ; SET DIA-RESULT          ; WORK0 := 2 -1 <* DIA_RESULT *>
04      02605 011750004412    ; SZB   SUB,C2,WRKO
05      C2606 414551000001    ; ZB    SUB0,WPRE
06      C2607 034400412633    ; JMP   T,NNEG,BFIS
07
08
09      ; STORE STATUS          ; WORK1 := EXPLOSS
10      C2610 015614000353    ; BFSQ1: ZAB  OR,WRK4,WRK1
11      C2611 4344020002063   ; CAL   F,F,GPUSIT
12      C2612 411644005327   ; SAB   SUN,M2,WRK3,SB
13      C2613 034404642656   ; WJMP  T,BERR,INTB
14
15      ; TEST EXPLOSS          ; WORK0 := EXPLOSS
16      C2614 034402000321   ; CAL   F,F,GETTOP
17      C2615 014445000256   ; AB    SUNO,WRK0,WRK4
18      C2616 034400412641   ; JMP   T,NNEG,BFI6
19
20      C2617 434402002125   ; CAL   F,F,SQRT2
21
22      ; SET BLOCKFLOATING MODE TO INV. ; IMOP := MASK;
23      C2620 00043000000C    ; LDIM 3000,0000
24      C2621 011754007012    ; SZB  OR,SP16,WRKO
25      C2622 015660000252    ; RAB  AND,IMOP,WRKO,WRKO
26      C2623 034402001504    ; CAL  F,F,MODU1
27      ; INVERT DIA AND STORE   ; WORK0 := MODUS
28      C2624 415614000052    ; ZAB  OR,W2,WRKO
29      C2625 415614000073    ; ZAB  OR,W3,WRK1
30      C2626 0117540040CC    ; SZB  OR,RTC,W
31      C2627 034402001632    ; CAL  F,F,INV1
32
33      ; RETURN TO COL INCREASE ; WORK3 := N2;
34      C2630 011754007415    ; BFSQ7: SZB  OR,SP17,WRK3
35      C2631 411644005327    ; SAB  SUN,M2,WRK3,SB
36      C2632 434400002532    ; JMP  F,F,BFIC1
37

```

```

01
02
03
04
05      ; SINGULAR BY LOSS OF DIGITS ; WORKS = STATUSADDR
06 C2633 434400022636 BF15:   JMP    F,NZ,BFSQ2          ; IF RESULT < 0 THEN
07 C2634 411754005012     SZB    OR,N2,WRKO           ; WORK0 := 3
08 C2635 43440002637     JMP    F,F,BFSQ9          ; ELSE
09 C2636 011741005012 BFSQ2:  SZB    ADD0,M2,WRKO       ; WORK0 := 4;
10 C2637 41556000013 BFSQ9:  ZBB    AND,WRK1           ; EXPLOSS := 0
11 C2640 03440002642     JMP    F,F,BFSQ8          ; GOTO BFSQ8
12
13      ; EXPLOSS
14 C2641 411754005012 BF16:  SZB    OR,N2,WRKC          ; WORK0 := 3
15
16      ; EXCEPTIONS, CLEAR DIA-ELEM
17 C2642 415614000367 BFSQ8: ZAF    OR,WRKS,SB          ; SB := STATUS_ADDR
18 C2643 434402002063     CAL    F,F,GPUSIT         ; STORE STATUS
19 C2644 4117540040C7     SZR    OR,RTC,SB          ; SB := ADDR_A
20 C2645 C15560000012     ZBB    AND,WRKO           ; WORK0 := 0
21 C2646 411754002013     SZR    OR,MESS,WRK1        ; WORK1 := 0,-2048;
22 C2647 034404642656     WJMP   T,BERR,INTB         ; WAIT E-T-C.
23 C2650 434402002063     CAL    F,F,GPUSIT         ; STORE IN A
24 C2651 41451400000C     OR     NO OP             ; NO OP
25 C2652 034404642656     WJMP   T,BERR,INTP         ; WAIT E-T-C.
26 C2653 0344000263C     JMP    F,F,BFSQ7          ; GOTO BFSQ7
27

```

10090 GPU MICROPROGRAM GI APR 1982

```

01
02 FILL 2656
03 ;BUS INTERRUPTS
04 ;*****#
05 ; FINT: C. BUS ERROR DURING FETCH
06 ; FINT: C. BUS ERROR DURING FETCH
07 ; FINT: C. BUS ERROR DURING FETCH
08 ; INTB:
09 ; INTB:
10 C2656 4004777001C LDIM 7777,10
11 02657 015660000104 RAB AND,IMOP,STAT,STAT
12 C2660 034402672665 CAL T,BPAR,PARIT
13 C2661 434402662666 CAL T,BNACK,REJECT
14 C2662 034402652667 CAL T,BTIM,TIMUT
15 C2663 40040400000C LDIM 0400,0000
16 C2664 434400000132 JMP F,F,SEND1

```

```

!0091 GPU MICROPROGRAM GI APR 1982
PARIT:    SAB      ADD0,M2,STAT,STAT      RTN      ; PARITY:
01 C2665 2116410051C4  REJECT:   SAB      ADD0,STAT,STAT      RTN      ; EX(21):=1  RETURN
02 C2666 215601000104  TIMEOUT:  ZAB      ADD0,STAT,STAT      RTN      ; REJECT:
03 C2667 611640004504  SAB      ADD,C2,STAT,STAT      RTN      ; EX(23):=1  RETURN
04 C2670 400400040000  INT2:    LDIM C004,0000      ; TIMEOUT:
05 C2671 034404000132  INTO:    WJMP F,F,SEND1      ; EX(22):=1
06 C2672 400402000CCC  INT0:    LDIM C20C,0000      ; READ/WRITE OUTSIDE LIMITS
07 C2673 434400000132
08 C2674 400400100CCC  INTA:    LDIM C010,0000      ; INTEGER EXCEPTION
09 C2675 0344000012C7  JMP     F,F,INTFA      ; GOTO INTFA;
10
11
12
13
14
15
16

```

```

01      ;*****
02      ;*****
03      ;*****
04      ; CPU 811 TCP ROUTINE
05      ;
06      ;*****
07      ;
08      ;
09      ;*****
10      C2676 0344020002747 TCPIN: CAL    F, FALSE
11      02677 4004000001C3 LDIM   0,"C
12      C2700 01465100024C RA     SUBO ,WRKC
13      C2701 4344004227C5 JMP    T,NZ   TCP1
14      C2702 400400000001 LDIM   0,1
15      C2703 015754000112 RZB    OR    IMOP,WRKC
16      C2704 4344000027C6 JMP    F, FALSE ,+6
17      C2705 43440200272C TCP1: CAL   F, FALSE
18      C2706 115614000255 ZAB    OR    WRKO,WRK3
19      C2707 034402002747 TCP2: CAL   F, FALSE
20      C2710 40040000004C LDIM   0,40
21      C2711 01465100024C RA    SUBO ,WRKC
22      C2712 034400022724 JMP    F,NZ ,EMUL
23      C2713 400400000015 LDIM   0,15
24      C2714 01465100024C RA    SUBO ,WRKC
25      C2715 034400022724 JMP    F,NZ ,EMUL
26      C2716 43440200272C CAL   F, FALSE
27      C2717 655471400255 ABBR
28
29      C2720 000400000005 FORMAT: LDIM   0,5
30      C2721 415640000252 RAB    ADD   IMOP,WRKC,WRKO
31      C2722 000400000017 LDIM   0,17
32      C2723 615660000252 RAB    AND   IMOP,WRKO,WRKO
33
34      C2724 140400002727 EMUL: LDIM   0,CASEB/3
35      C2725 015640070335 RABR
36      C2726 034401000000 C MX  JMP    RTN
37
;
```

;WRKO:=WRKO+5;
;IF CHAR = 'C' THEN
; IF CHAR = 'P' AND CHAR>>'CR' DO
; WRK3:=WRKO
; WHILE CHAR<>'SP' AND CHAR<>'CR' DO
; BEGIN
; IF CHAR = 'SP' THEN
; GOTO EMUL
; IF CHAR = 'CR' THEN GOTO EMUL
; IMOP,WRKC
; SUBO ,WRK3
; F,NZ ,EMUL
; END;
; WRK3:=WRKO3 EXOR WRKO;
; END;
;END;
;RTN
;WREKO:=WRKO AND17, RETURN.
;GOTO THE PROPER
;INTERPRETER ROUTINE.
;MIX:=CASEBASE+WRK1, JMP EMUL;

```

!OC93 GPU MICROPROGRAM GI APR 1982
01 C2727 434400003021 CASEB: JMP      F/F
02 C2730 034400003155   JMP      F/F
03 C2731 434400003115   JMP      F/F
04 C2732 034400003111   JMP      F/F
05 C2733 034400003334   JMP      F/F
06 C2734 0344000031C5   JMP      F/F
07 C2735 034400003073   JMP      F/F
08 C2736 4344000031C2   JMP      F/F
09 C2737 034400003153   JMP      F/F
10 C2740 03440000334C   JMP      F/F
11 C2741 034400003064   JMP      F/F
12 C2742 434400003021   JMP      F/F
13 C2743 434400003021   JMP      F/F
14 C2744 434400003021   JMP      F/F
15 C2745 034400003133   JMP      F/F
16 C2746 034400003127   JMP      F/F
17
;CHARACTER INPUT ROUTINE.
18
;THE ROUTINE READ A 8 BIT CHARACTER FROM TCP AND MASK
;OUT THE 7 LEAST SIGNIFICANT BIT. THE RESULT IS LOADED
;TO WRKO AND RETURNED TO TCPPUT.
;AUX. REG: WRKC,1
19
20
21
22
23
24
25 C2747 400400000C04 GCHAR: LDIN    C/4
26 C2750 43440071275C   JMP    T,NTPIN
27 C2751 015654040231   RABR   OR     IMOP,CNTR,CNTR
28 C2752 400400000177   LDIN   0/177
29 C2753 034400312753   LDIN   F,NTPIN
30 C2754 C15754002412   JMP    TPIN,WRKC
31 C2755 015660000252   RZB    OR     IMOP,WRKC,WRKO
32 C2756 4004000000C4   LDIN   AND    IMOP,WRKC,WRKO
33 C2757 015664040231   RABR   CAND   IMOP,CNTR,CNTR,CNTR
34 C2760 000400000C033   LDIN   C/33
35 C2761 01465100024C   RA    SUBO   IMOP,WRKC
36 C2762 034400023C21   JMP    FNZ    SUBO
37 C2763 41561400C253   ZAR    OR     IMOP,WRKC
38 C2764 434400002765   JMP    FAUSE  TCPERR0
;TEST FOR ESC
;IF ESC THEN GOTO TCPERR0
;WRK1:=CHAR
;TYPE THE CHAR AT TCP, TYPE

```

```

10094 GPU MICROPROGRAM GI APR 1982
01      ;TYPE ROUTINE.
02
03      ;THE ROUTINE TYPE THE 7 BIT CHAR IN WRK1.
04      ;SCR (<15>) IS TYPED AS CR LF .(<15><12>).
05
06      C2765 034400322765 TYPE:   JMP    F,TPACK,.
07      C2766 0004000000377 LDIN   0,377   ;MASK OUT BIT (16:23)
08      C2767 0156600000273 RAB    AND    IMOP,WRK1,WRK1
09      C2770 01461405026C ZAR    OR     WRK1,TPOUT
10      C2771 400400000002 LDIN   0,2    ;SET TPOUT_READY
11      C2772 015654040231 RABR   OR     IMOP,CNTR,CNTR,CNTR
12      C2773 434400402773 JMP    T,FALSE  ;NO_OP.
13      C2774 015664040231 RABR   CAND   IMOP,CNTR,CNTR,CNTR
14      C2775 400400000015 LDIN   0,15   ;TEST FOR CR
15      C2776 41465100026C RA    SUBO   IMOP,WRK1
16      C2777 6344000230CC F,NZ   ,+3   ;CLEAR TPOUT_RDY.
17      C3000 000400000012 LDIN   0,12   ;TEST FOR 'I'.
18      C3001 415754000013 R2B    OR     IMOP,WRK1
19      C3002 434400002765 JMP    F,FAKE  ;GOTO TYPE;
20
21
22      ;OCTAL NUMBER INPUT ROUTINE.
23
24
25
26
27      ;THE ROUTINE READ A OCTAL NUMBER FROM TCP TO WRK2.
28      ;THE NUMBER IS TERMINATED BY 'CR' OR 'I'.
29      ;THE ROUTINE TEST FOR OVERFLOW.
30      ;AUX REG: WRK0,1,2
31
32
33
34
35
36
37
38
39
40
41
42
30      C3003 415620000314 GTNUM: ZAB    AND    WRK2,WRK2
31      C3004 034402002747 GTNM1: CAL   F,FAKE GCHAR
32      C3005 400400000015 LDIN   0,15   ;TEST FOR 'CR'
33      C3006 01465100024C RA    SUBO   IMOP,WRKC
34      C3007 63440042301C JMP    T,NZ   ,+3   RTN
35      C3010 000400000072 LDIN   C,:    ;TEST FOR 'I'.
36      C3011 01465100024C RA    SUBO   IMOP,WRKC
37      C3012 634400423013 JMP    T,NZ   ,+3   RTN
38      C3013 4004000000C7 LDIN   0,7    ;TEST FOR 'I'.
39      C3014 015660000252 RAB    AND    IMOP,WRKC,WRKO
40      C3015 023440000314 SSLA   ADD    WRK2,WRK2,Z,NL
41      C3016 423554000014 SSLB   OR     WRK2,Z,NL
42      C3017 015454000254 ABB   OR     WRKO,WRK2
43      C3020 034400003004 JMP    F,FAKE  GTNM1

```

```

10095 GPU MICROPROGRAM GI APR 1982
01 C3021 4C0417600015 TPER: LDIV    "?*16.,15      CONT
02 C3022 034402003027 CAL      F,FALSE      TPTXT
03 C3023 034400000001C JMP      F,F          IDLE

04
05 ;TYPE CR-LF.
06 ;AUX REG: WRK1
07 C3024 4004000000015 CRLF: LDIV    0,15      ;ROUTINE TO TYPE CR-LF.
08 C3025 4157540000013 RZB     OR      IMOP,WRK1
09 C3026 434400002765   JMP     F,FALSE      ;TYPE <15><12>, RETURN.

10
11 ;TYPE TEXT.
12 ;THE ROUTINE TYPE THE 3 CHARACTORS IN IMOP REG.
13 ;AUX REG: WRK0,1,2 AND Q.
14
15 C3027 01435400000CC TPTXT: RZQ    OR      IMOP
16 C3030 00040000000C3 LDIV    0,3      IMOP,WRKC
17 C3031 0157540000012 RZB     OR      IMOP,WRKC
18 C3032 400400000001C TPTX1: LDIV    C,8.
19 C3033 0157540000014 RZB     OR      IMOP,WRK2
20 C3034 4231540000013 TPTX2: DSLE
21 C3035 415604000314 ZAB     SUN     WRK2,WRK2
22 C3036 034400423034 JMP     T,NZ    TPTX2
23 C3037 034402002765 CAL     F,FALSE      TYPE
24 C3040 415604000252 ZAB     SUN     WRK0,WRKC
25 C3041 634400423032 JMP     T,NZ    TPTX1    RTN
26
27 ;TYPE BINARY NUMBER.
28
29 ;THE ROUTINE TYPE THE BINARY NUMBER IN Q - REG AS 8
30 ;OCTAL DIGITS, TERMINATED BY CRLF.
31 ;AUX REG: WRK0,1 AND Q.
32
33 C3042 034402003047 TPNUM: CAL      F,F,TPOCT
34 C3043 434400003024           JMP     F,FALSE      CRLF
35
36 ;TYPE THE CONTENTS OF Q AS 8 OCTAL DIGITS
            ;TYPE CRLF, RETURN;

```

```

10096 GPU MICROPROGRAM GI APR 1982
;TYPE ADDRESS

01
02
03 ; THE ROUTINE TYPES THE BINARY NUMBER IN THE Q-REGISTER
04 ; AS 8 OCTAL DIGITS, TERMINATED BY : SP SP
05 ; AUX REG: WRK0, WRK1, WRK2, Q, IMOP
06
07 C3044 034402003047 TYPAD: CAL    LDIM    F,F,TPOCT      ;TYPE (Q) AS 8 OCTAL DIGITS
08 03045 000416420040          LDIM    1642,0040
09 03046 434400003027          JMP     F,F,TPTXT      ;TYPE <!:><SP><SP> ON TCP, RTN
10
11 ;TYPE OCTAL NUMBER SUBROUTINE
12
13 ; THE ROUTINE TYPES THE CONTENTS
14 ; OF THE Q-REGISTER AS 8 OCTAL DIGITS
15
16
17 C3047 40040000001C TPOCT: LDIM    0,10
18 C3050 015754000012 RZB     OR,IMOP,WRKO
19 C3051 415620000273 TPOC1: ZAB     AND,WRK1,WRK1
20 C3052 423154000013 DSLE    OR,WRK1,Z,NL
21 C3053 423154000013 DSLE    OR,WRK1,Z,NL
22 C3054 423154000013 DSLE    OR,WRK1,Z,NL
23 C3055 00040000006C LDIM    C,60
24 C3056 415640000273 RAB     ADD,IMOP,WRK1,WRK1
25 C3057 034402002765 CAL     F,F,TYPE
26 C3060 415604000252 ZAB     SUN,WRKO,WRKO
27 C3061 634400423051 JMP     T,NZ,TPOC1      RTN
28
29 ;TYPE <SP><SP> SUBROUTINE
30
31 ; AUX. REG: WRK0, WRK1, WRK2, Q, IMOP
32
33 C3062 0004100200000C SPSSP: LDIM    1002,0
34 C3063 434400003027           JMP     F,F,TPTXT      ;IMOP:<SP><SP>, RETURN
35 ;TYPE <SP><SP>, RETURN

```

10097 GPU MICROPROGRAM GJ APR 1982
01 ; EXAMINE REGISTER

02 ; DISPLAYS THE CONTENTS OF THE ADDRESSED REGISTER AS 8
03 ; OCTAL DIGITS ON THE TCP DISPLAY
04 ;
05 C3064 0344020030C3 XR:
06 C3065 400440000CCC
07 C3066 015664000315
08 C3067 434402003062
09 C3070 4344020032C5
10 C3071 034402003042
11 C3072 03440000001C
12 C3073 034402U030C3 LR:
13 ;
14 ; LOAD REGISTER
15 ;
16 ; THE ADDRESSED REGISTER IS LOADED WITH THE OCTAL NUMBER
17 ; TYPED ON THE TCP
18 ;
19 C3074 415614000315
20 C3075 434402003062
21 C3076 0344020030C3
22 C3077 01421400C3CC
23 C3100 034402003252
24 C3101 03440000001C
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 C31C2 0344020030C3 R:
34 C31C3 01461407C3CC
35 C3104 03440100000C
36 ;
37 ;
38 ;
CAL F,F,GTNUM
LDIN 4000,0
CAND,IMOP,WRK2,WRK3
RAB F,F,SPSP
CAL F,F,GETRG
CAL F,F,TPNUM
JMP F,F,IDLE

CAL F,F,GTNUM
ZAR OR,WRK2,WRK3
CAL F,F,SPSP
CAL F,F,GTNUM
ZAO OR,WRK2
CAL F,F,PUTRG
JMP F,F,IDLE

CAL F,F,GTNUM
ZAR OR,WRK2,MIX
JMX F,F

;WRK2:=ADDRESS OF REGISTER
;WRK3:=WRK2 & 37777777
;TYPE <SP><SP>
;Q:=NEW CONTENTS OF REGISTER
;DISPLAY Q ON TCP
;GOTO IDLE LOOP

;WRK2:=ADDRESS OF REGISTER
;WRK3:=WRK2
;TYPE <SP><SP>
;WRK2:=NEW CONTENTS OF REGISTER
;Q:=WRK2
;REGISTER(WRK3):=Q
;GOTO IDLE LOOP

;STARTS MICROINSTRUCTION EXECUTION FROM THE ADDRESSED
;CONTROL STORE LOCATION
;
;WRK2:=ADDRESS
;MIX:=ADDRESS
;GOTO (MIX)

10098 GPU MICROPROGRAM GI APR 1982
 01 ; EXECUTE SUBROUTINE, XS

02
 03 ; EXECUTES THE ADDRESSED SUBROUTINE
 04 ; AND RETURNS TO IDLE LOOP

05 C3105 0344020003003 XSUBR: CAL F,F,GTNUM
 06 03106 01461407030C ZAR OR,WRK2,MIX
 07 C3107 4344030000CC CAX F,F
 08 C3110 03440000001C JMP F,F, IDLE

09
 10
 11
 12 ; LOAD MEMORY

13 ; LOADS THE ADDRESSED MEMORY LOCATION WITH THE OCTAL NUMBER
 14 ; TYPED ON THE TCP
 15 ; THE ADDRESS IS SAVED IN WRK5

16
 17 C3111 0344020003003 XLM: CAL F,F,GTNUM
 18 03112 0156140000317 ZAB OR,WRK2,WRK5
 19 C3113 4344020003062 CAL F,F,SPSP
 20 C3114 0344000003121 JMP F,F,LDMEM

21
 22
 23 ; LOAD NEXT MEMORY

24
 25 ; LOADS THE MEMORY LOCATION ADDRESSED BY WRK5+2
 26 ; WITH THE OCTAL NUMBER TYPED ONTHE TCP
 27 ; THE ADDRESS IS SAVED IN WRK5

28
 29 C3115 400400000002 LN: LDIM 0,2
 30 C3116 415640000377 RAB ADD,IMOP,WRK5,WRK5
 31 C3117 01421400036C ZAG OR,WRK5
 32 C3118 0344020003044 CAL F,F,TYPAD
 33 C3119 0344020003003 LDMEM: CAL F,F,GTNUM
 34 C3121 0344020003003 LDMEM: CAL OR,WRK2,DATA
 35 C3122 414614030300 ZAR OR,WRK5,DATA
 36 C3123 41461442036C ZAR OR,WRK5,WRT
 37 C3124 014114000000 ZQQ OR
 38 C3125 434404643021 WJMP T,BERR,TCPER
 39 C3126 034400000001C JMP F,F, IDLE

```

!0099 GPU MICROPROGRAM G1 APR 1982
;EXAMINE MEMORY

01
02
03 ; DISPLAYS THE CONTENTS OF THE ADDRESSED MEMORY LOCATION
04 ; NOTE THAT ADDRESSES 0,2,4,6 REFERS TO MEMORY LOCATIONS 0,2,4,6
05 ; THE ADDRESS IS SAVED IN WRKS
06

07
08 C3127 034402003003 XM: CAL F,F,GTNUM
09 C3130 015614000317 ZAB OR,WRK2,WRK5
10 C3131 034402003146 CAL F,F,XMEM
11 C3132 03440000001C JMP F,F,IDL
12

13 ;EXAMINE NEXT
14
15 ; DISPLAYS THE CONTENTS OF A NUMBER OF CONSECUTIVE MEMORY LOCATIONS
16 ; STARTING AT THE LOCATION ADDRESSED BY (WRK5)+2.
17 ; THE LAST ADDRESS IS SAVED IN WRKS.
18

19 ;WRK2:=NO. OF LOCATIONS
20 C3133 034402003003 XN: CAL F,F,GTNUM
21 C3134 400400000002 LDIN 0,2
22 C3135 415754000015 RZB OR,IMOP,WRK3
23 C3136 415614000316 ZAB OR,WRK2,WRK4
24 C3137 43440002001C JWP FNZ,IDL
25 C3140 415440000337 XNEXT: ABP ADD,WRK3,WRK5
26 C3141 034402003146 CAL F,F,XMEM
27 C3142 415544000016 ZBB SUN,WRK4
28 C3143 43440002001C JMP FNZ,IDL
29 C3144 034400312676 JMP F,NTPIN,TCPIN
30 C3145 43440000314C JMP F,F,XNEXT

```

```

101CC GPU MICROPROGRAM GI APR 1982
01 ;DISPLAY MEMORY ADDRESS AND CONTENTS SUBROUTINE
02
03 ;      ; DISPLAYS THE ADDRESS AND THE CONTENTS OF THE MEMORY
04 ;      ; LOCATION ADDRESSED BY WRKS
05
06 03146 414214020360 XMEM: ZAQR OR,WRKS,READ
07 C3147 034402003044 CAL F,F,TYPAD
08 03150 434404643021 WJMP T,BERR,TCPER
09 C3151 01435400014CC OR,DATAI
10 03152 434400003042 RZQ F,F,TPNUM
11
12 ;SINGLE INSTRUCTION
13
14 ;      ; EXECUTES THE INSTRUCTION ADDRESSED BY PC AND RETURN
15 ;      ; THE CONTENTS OF W0, W1, W2, W3, STAT, IC, CAUSE, AN
16 ;      ; IS DISPLAYED
17 ;
18 C3153 4004000000020 S: LDIN 0,20
19 C3154 015654040231 RABR OR,IMOP,CNTR,CNTR0 ;SINGLE INS
20
21 ;CONTINUE
22
23 ;
24 ;      ; STARTS INSTRUCTION EXECUTION IN THE LOCATION ADDRES
25 WJMP F,F,MLOOP
26
27 C3155 434404000241 C:

```

101C1 GPU MICROPROGRAM G1 APR 1982
01 ;SINGLE INSTRUCTION INTERRUPT

```

02 C3156 00040000012C SINGL: LDIV 0,120
03 C3157 015664040231 RABR CAND,IMOP,CNTR,CNTR,CNTR
04 C3160 0004000003175 LDIN OR,RGTTXT/3
05 C3161 415754000C16 RZB OR,IMOP,WRK4
06 C3162 115560000015 AND,WRK3 PUSH
07 C3163 01444007C355 ZBB ABR AND,WRK4,WRK3,MIX
08 C3164 43440300000C F,F CAX
09 C3165 034402003027 CAL F,F,TPTXT
10 C3166 434402003062 CAL F,F,SPSP
11 C3167 4344020032C5 CAL F,F,GETRG
12 C3170 034402003042 CAL F,F,TPNUM
13 ADDO,WRK3
14 C3171 415541000C15 ZRR C,7
15 C3172 4004000000C7 LDIV
16 C3173 41465100C32C RA SUBO,IMOP,WRK3
17 C3174 67440001CC1C JMP F,NNEG,IDLE LRTN
18
19 C3175 20042563C072 RGTTXT: LDIV 2563,0072 RTN
20 C3176 60042563C0472 LDIN 2563,0472 RTN
21 C3177 600425631072 LDIN 2563,1072 RTN
22 C3200 200425631472 LDIN 2563,1472 RTN
23 C3201 200424652072 LDIN 2465,2072 RTN
24 C3202 600422241472 LDIN 2224,1472 RTN
25 C3203 200420651472 LDIN 2065,1472 RTN
26 C3204 600424641072 LDIN 2464,1072 RTN
27

```

;RUN:==SINGLE INSTR:==0
 ;WRK4:=RGTTXT
 ;WRK3:=0, PUSH
 ;MIX:=WRK3+WRK4
 ;IMOP:=REG. NAME
 ;TYPE <REG NAME><:>
 ;TYPE <SP><SP>
 ;Q:=CONTENTS OF REG
 ;TYPE CONTENTS OF REG
 ;WRK3:=WRK3+1

;IF WRK3>7
 ;THEN GOTO IDLE ELSE DISPLAY NEXT

!01C2 GPU MICROPROGRAM GI APR 1982 ;GET REGISTER SUBROUTINE 01

THE SUBROUTINE LOADS Q WITH THE CONTENTS OF THE REGISTER
ADDRESSED BY WRK3. FOR NON EXISTING REGISTERS Q:=-1

```

06 C3205 400400000062 GETRG: LDIN 0,62
07 C3206 41464500032C RA SUNO,IMOP,WRK3
08 C3207 034400023246 JMP F,NZ,GTRTC
09 C3210 00040000006C LDIW 0,60
10 C3211 41464500032C RA SUNO,IMOP,WRK3
11 C3212 434400023244 JMP F,NZ,GSP16
12 C3213 01464400032C RA SUN,IMOP,WRK3
13 C3214 034400023245 JMP F,NZ,GSP17
14 C3215 40040000002C LDIW 0,20
15 C3216 01464400032C RA SUN,IMOP,WRK3
16 C3217 434400413251 JMP TANNEG,DEFFLT
17 C3220 000400003223 LDIW 0,GRTAB/3
18 C3221 01464007032C ADD,IMOP,WRK3,MIX
19 C3222 0344010000CC JMX F,F
20 C3223 6142140000CC GRTAB: ZAQ OR,W0
21 C3224 21421400002C ZAQ OR,W1
22 C3225 21421400004C ZAQ OR,W2
23 C3226 61421400006C ZAQ OR,W3
24 C3227 2142140001CC ZAQ OR,STAT
25 C3230 61421400012C ZAQ OR,IC
26 C3231 61421400014C ZAQ OR,CAUSE
27 C3232 21421400016C ZAQ OR,SB
28 C3233 210354000000C S2Q OR,CPA
29 C3234 610354000400C S2Q OR,BASE
30 C3235 610354001000C S2Q OR,LLIM
31 C3236 210354001400C S2Q OR,ULIM
32 C3237 610354002000C S2Q OR,MESS
33 C3240 210354002400C S2Q OR,CLOW
34 C3241 214214000200C ZAQ OR,PC
35 C3242 210354003000C S2Q OR,CTOP
36 C3243 610354003400C S2Q OR,CTADDR

```

```

J01C3 GPU MICROPROGRAM GI APR 1982
01 C3244 6103540070CC GSP16: SZQ      ;ADDR=60, Q:=SP16
02 C3245 2103540074CC GSP17: SZQ      ;ADDR=61, Q:=SP17
03                                         OR,SP16
                                         OR,SP17
RTN
RTN

;ADDRL62, Q:=RTC
04 C3246 0103540040CC GTRTC: SZQ      OR,RTC
05 C3247 000400177777 LDIN      17,7777
06 C3250 6143200000CC RQQ      AND,IMOP
RTN
RTN

;Q:=8 EXT 0 CON RTC(8:23)
07 C3251 214050000252 DEFLT: ABQ      SUB,WRKO,WRKO
RTN
RTN

;UNKNOWN ADDR, Q:=-1
08

```

10104 GPU MICROPROGRAM GI APR 1982
01 ;PUT REGISTER SUBROUTINE

; THE SUBROUTINE LOADS THE REGISTER ADDRESSED BY WRK3
; WITH THE CONTENTS OF THE Q-REGISTER

```

05      03252 400400000057 PUTRG: LDIV      0,57
06      03253 414645000320          RA
07      03254 034400023312          JMP      F'NZ,PUT57
08      03255 01464400032C          RA
09      03256 434400023313          JMP      F'NZ,PUT60
10      C3257 000400000022          LDIM      SUN,IMOP,WRK3
11      C3260 01464400032C          RA
12      C3261 634400013262          JMP      F'NEG,+3
13      C3262 415354001334          SWAP    WRK3,WRK2
14      03263 4146140603CC          ZAR
15      C3264 000400003267          LDIV      0,PRTAB/3
16      C3265 01464007032C          RAR
17      C3266 034401000000          JMX
18
19
20
21      C3267 2155140000C2          PRTAB: ZQB
22      C3270 2155140000C2          OR,X
23      C3271 2155140000C2          OR,X
24      C3272 215514000002          OR,X
25      C3273 215514000004          OR,STAT
26      C3274 615514000005          OR,IC
27      C3275 615514000006          OR,CAUSE
28      C3276 215514000007          OR,SB
29
30      C3277 20451000000C          ZQS
31      C3300 60451000040C          SUB,CPA
32      C3301 60451000100C          SUB,BASE
33      C3302 20451000140C          SUB,LLIM
34      C3303 60451000200C          SUB,ULIM
35      C3304 20451000240C          SUB,MESS
36      C3305 21551400001C          SUB,CLOW
37      C3306 20451000300C          OR,PC
38      C3307 60451000340C          SUB,CTOP
39      C3310 60451000700C          SUB,CTADDR
40      C3311 20451000740C          SUB,SP16
41
        ;WRK3=57
        ;IF WRK3=57 THEN GOTO PUT57
        ;IF WRK3=60
        ;THEN GOTO PUT60
        ;WRK3=22-1
        ;IF WRK3>22 THEN RETURN
        ;WRK2:=WRK3(12:23) CON WRK3(0:11)
        ;PREPARE INDIRECT ADDRESSING
        ;OF W(0:3) VIA X-FIELD OF IR
        ;MIX:=WRK3+PUT REG TABLE BASE
        ;GOTO (MIX)
        ;ADDRE= 0, W0:=Q
        ; 1, W1:=Q
        ; 2, W2:=Q
        ; 3, W3:=Q
        ; 4, STAT:=Q
        ; 5, IC:=Q
        ; 6, CAUSE:=Q
        ; 7, SBI:=Q
        ;ADDR=10, CPA:=Q
        ; 11, BASE:=Q
        ; 12, LLIM:=Q
        ; 13, ULIM:=Q
        ; 14, MESS:=Q
        ; 15, CLOW:=Q
        ; 16, PC:=Q
        ; 17, CTOP:=Q
        ; 20, CTADDR:=Q
        ; 21, SP16:=Q
        ; 22, SP17:=Q

```

!C1C5 GPU MICROPROGRAM GI APR 1982
01 C3312 6145141000CC PUT57: ZQR OR,INTRG RTN
02 C3313 434400003042 PUT60: JMP F,F,TPNUM
03
04

1011CC GPU MICROPROGRAM GI APR 1982

```

01
02
03 ;***** CPU 811 MICRO TEST - 791018/FK
04
05
06
07
08
09 C3314 034402003024 T1.1: CAL F,F,CRLF ; TYPE NL
10 C3315 000461062566 LDIM 6106,2566 ; TYPE DEV
11 C3316 034402003027 CAL F,F,TPTXT ; TYPE NO-
12 C3317 00046346744C LDIM 6346,7440 ; TYPE NO-
13 C3320 034402003027 CAL F,F,TPTXT ; TYPE :---
14 C3321 00041642004C LDIM 1642,0040 ; TYPE :---
15 C3322 034402003027 CAL F,F,TPTXT ; WRK2 := DEV_NO INPUT ON TCP
16 C3323 0344020030C3 CAL F,F,GTNUM ; LDIM 400C,0000 ;
17 C3324 40044000000C ; RAB CR,IVOP,WRK2,WRK2 ; WORK2 := CPUADDR (AS SWITCHES IN POS XXX)
18 C3325 415654000314 ZAS SUB,WRK2,10 ; SP10 := CPU_ADDR
19 C3326 0C46100043CC

20
21 C3327 0C04500000CC T1: LDIM 5000,0 ;RUN CPU TEST
22 C3330 015754010004 OR F,IMOP,STAT,CPUST ;SET FULL MEM TEST FLAG
23 C3331 034400003472 JMP F,FALSE CPUTEST

24
25 C3332 034402003347 T4: CAL F,FALSE ;CLEAR INTERRUPTS, INIT REGISTERS.
26 C3333 434400002676 JMP F,FALSE TCPIN

27
28 C3334 0344020030C3 T.0: CAL F,FALSE ;WRK2:=NUMBER
29 C3335 011654016504 SABR OR 15,STAT,STAT,CPUST ;START TEST IN &WRK2,LOOP MODE
30 C3336 0146140703CC ZAR OR WRK2,MIX
31 C3337 0344010000CC JMP F,FALSE ;JMP TO LOOP

32
33 C3340 0344020030C3 TX: CAL F,F GTNUM ;START TEST IN WRK2
34 C3341 01460400030C ZA SUN,WRK2 ; ALU := WRK2 - 1
35 C3342 034400023314 JMP F,NZ,T1-1 ; IF ZERO GOTO T1-1
36 C3343 4004000000C4 LDIM C000,0004 ; ALU := WRK2 - 4
37 C3344 01465100030C RA SUBO,IMOP,WRK2 ; IF ZERO GOTO T4
38 C3345 434400023332 JMP F,NZ,T4 ; GOTO TCP ERROR
39 C3346 434400003021 JMP F,F,TCPER
40

```

101C7 GPU MICROPROGRAM GI APR 1982

01 C3347 034402000231 INITA: CAL F,F,CINTR
02 C3350 4C040000004C INIT: LDIN C,40
03 C3351 415754040011 RZBR OR IMOP,CNTR,CNTR0
04 C3352 4C04040000CC LDIN 400,0
05 C3353 0143540000CC RZQ OR IMOP
06 C3354 40451000500C ZQS SUB 12
07 C3355 000452525252 LDIN 5252,5252
08 C3356 0143540000CC RZQ OR IMOP
09 C3357 0045100054CC ZQS SUB 13
10 C3360 414050000252 ABC SUB WRKO,WRKC
11 C3361 4045040060CC ZQS SUN 14
12 C3362 4C040200CCCC LDIN 200,0
13 C3363 014354000CCC RZQ OR IMOP
14 C3364 0045100064CC ZQS SUB 15
15 C3365 4004000001C LDIN 0,10
16 C3366 0143540000CC RZQ OR IMOP
17 C3367 0045100070CC ZQS SUB SP16
18 C3370 4C0400000002 LDIN 0,2
19 C3371 014354000CCC RZQ OR IMOP
20 C3372 4045100044CC ZQS SUB C2
21 C3373 215620000C377 ZAB AND WRKS,WRKS
22
23
24
25 C3374 411664046231 LOOP: SABR CAND 14,CNTR,CNTR,CNTR0
26 C3375 574400143377 JMP F,IMSK LOOP1 POP
27 C3376 6744007034CC JMP T,INTR TINTR LRTN
28 C3377 2344007034CC LOOP1: JMP T,INTR TINTR RTN

174

;CLEAR ALL INTERRUPTS
;SUBROUTINT TO INITIALIZE REG
;DIG. OUT REG INITIALIZED, AUTOL-LAMP SET.
;Q:=IMOP
;SP12:=ERROR FLAG - AFESC FF
;SP13:=DATA PATTERN, SHORT MEM TEST
;Q:=1, WRKO DUMMY.
;SP14:=1, TEST SYNC FLAG
;SP15:=LOOP FLAG - IMSK FF
;SP16:=8., START PC
;Q:=2
;C2:=2
;WRKS:= 0, RETURN
RTN
;CLEAR TEST SYNC
;IF -, LOOP THEN GOTO LOOP1 ELSE POP
;IF INTERRUPT THEN GOTO INTERRUPT ELSE LOOP1
;IF INTERRUPT THEN GOTO INTERRUPT ELSE SUB-

| 101C8 GPU MICROPROGRAM | GI APR 1982 | TINR: | RZBR | OR | ILEV,WRK1,INTRG | ;INTERRUPT ROUTINE | WRK1:=INTERRUPT LEVEL, CLEAR INTERRUPT. |
|------------------------|-------------|---------------|--------|-----------|--------------------|--------------------------------------|---|
| 01 | C3400 | 415754102013 | LDIN | 0000,0017 | | | |
| 02 | C3401 | 000400000017 | RAB | AND | IMOP,WRK1,WRK1 | | |
| 03 | C3402 | 015660000273 | LDIN | 0,5 | | | |
| 04 | C3403 | 000400000005 | RA | SUBO | IMOP,WRK1 | ;TEST FOR RTC INTERRUPT | |
| 05 | C3404 | 41465100026C | JMP | T,NZ | TINT1 | ;IF -,RTC THEN GOTO TINT1; | |
| 06 | C3405 | 43440042341C | JMP | T,IMSK | | ;IF LOOPMODE THEN CONT ELSE RTN; | |
| 07 | C3406 | 634400543407 | JMP | T,F | | ;LOOP_RETURN | |
| 08 | C3407 | 274400403407 | JMP | " | | ;SAVE WRK0,1,2 AND Q IN SP 0-3; | |
| 09 | C3410 | 434402003456 | TINT1: | CAL | F,F | | |
| 10 | C3411 | 011664016504 | SABR | CAND | 15,STAT,STAT,CPUST | ;CLEAR LOOP FLAG | |
| 11 | C3412 | 034400312676 | JMP | F,NTPIN | TCPIN | ;IF TCPIN THEN GOTO TCP ROUTINE | |
| 12 | C3413 | 4344003300C3 | JMP | F,RSTRTR | POWUP | ;IF AUTOL THEN GOTO AUTOENTRY | |
| 13 | C3414 | 415450000C252 | ABB | SUB | WRK0,WRKC | ;ILLEGAL INTERRUPT OCCURED, WRK0:=-1 | |
| 14 | C3415 | 4116640151C4 | SABR | CAND | 12,STAT,STAT,CPUST | ;CLEAR ERROR FLAG | |
| 15 | | | | | | ;GOTO MAIN ERROR ROUTINE. | |
| 16 | | | | | | | |
| 17 | | | | | | | |
| 18 | | | | | | | |
| 19 | | | | | | | |
| 20 | C3416 | 234400133417 | JMP | F,AFESC | *+3 | RTN | ;IF ERROR-FLAG THEN RETURN; |
| 21 | C3417 | 434402003456 | CAL | F,F | SAVE | | ;SAVE WRK0,1,2 AND Q IN SP 0-3; |
| 22 | C3420 | 400421251122 | LDIN | 2125,1122 | | | ;TYPE AT TCP: ERR<15><12> |
| 23 | C3421 | 034402003027 | CAL | F,FA ELSE | TPTXT | | |
| 24 | C3422 | 034402003024 | CAL | F,F | CRLF | | |
| 25 | C3423 | 4103540000CC | SZQ | OR | CPA | | |
| 26 | C3424 | 034402003047 | CAL | F,FA ELSE | TPOCT | | |
| 27 | C3425 | 034402003024 | CAL | F,F | CRLF | | |
| 28 | C3426 | 01035400040C | SZQ | OR | BASE | | |
| 29 | C3427 | 034402003047 | CAL | F,FA ELSE | TPOCT | | |
| 30 | C3430 | 034402003024 | CAL | F,F | CRLF | | |
| 31 | C3431 | 0103540010CC | SZQ | OR | LLIN | | |
| 32 | C3432 | 034402003047 | CAL | F,FA ELSE | TPOCT | | |
| 33 | C3433 | 034402003024 | CAL | F,F | CRLF | | |
| 34 | C3434 | 4142140002CC | ZAQ | OR | PC | | |
| 35 | C3435 | 034402003047 | CAL | F,FA ELSE | TPOCT | | |
| 36 | C3436 | 034402003024 | CAL | F,F | CRLF | | |
| 37 | | | | | | | |
| 38 | | | | | | | |

TERROR:

!C1CS GPU MICROPROGRAM GI APR 1982
 01 C3437 C34402002747 F,FALSE GCHAR
 02 C3440 0C040000012C C,"P
 03 C3441 41425100024C SUR0 IMOP,WRKC
 04 C3442 034400023451 PROC
 05 C3443 CC0400000116 LDIN F,NZ
 06 C3444 41425100024C RAQ C,"N
 07 C3445 574400023447 SUBO IMOP,WRKC
 08 C3446 034400002677 JMP F,NZ NLOOP
 09 LDIN F,FALSE POP TCPIN+3
 10 LDIN F,FALSE
 11 LDIN F,FALSE
 12 LDIN F,FALSE
 13 LDIN F,FALSE
 14 LDIN F,FALSE
 15 LDIN F,FALSE
 16 LDIN F,FALSE
 17 LDIN F,FALSE
 18 LDIN F,FALSE
 19 LDIN F,FALSE
 20 LDIN F,FALSE
 21 LDIN F,FALSE
 22 LDIN F,FALSE
 23 LDIN F,FALSE
 24 LDIN F,FALSE
 25 LDIN F,FALSE

;WAIT FOR TCP INPUT
 ;TEST FOR 'P', PROCEEDED
 ;IF ZERO THEN GOTO PROC.
 ;TEST FOR 'N', LOOPING
 ;IF ZERO THEN GOTO NLOOP
 ;GOTO MAIN TCP ROUTINE, 1-CHAR IN WRKO !
 ;SET LOOP FLAG
 ;SET ERROR FLAG
 ;TYPE CRLF
 ;RESTORE WRKO,1,2 AND Q REG
 ;RETURN
 ;SAVE WRKO,CPA
 ;WRK1,BASE
 ;WRK2,LLIN
 ;ULIM
 ;Q -> ULIM

```

!0110 GPU MICROPROGRAM GI APR 1982
01 C3462 400477777776 TBERR: LDIV    7777,7776
02 C3463 015754000012 RZB     OR      IMOP,WRKC
03 C3464 415620000273 ZAB     AND     WRK1,WRK1
04 C3465 434400653416 JMP    T,BTIM   TERROR
05 C3466 415601000273 ZAB     ADDO   WRK1,WRK1
06 C3467 434400663416 JMP    T,BNACK  TERROR
07 C3470 415601000273 ZAB     ADDO   WRK1,WRK1
08 C3471 634400673416 JMP    T,BPAR   TERROR
                                         RTN

```

;BUSError
;WRK0:=2
;WRK1:=0
;IF BUS TIMEOUT THEN 0 ELSE
;IF BUSNACK THEN 1 ELSE
;IF BUSPARITY THEN 2;

```

01
02 C3472 034402003347 ;START OF CPU TEST           ;CLEAR INTERRUPT, INIT REGS
03 C3473 40040002342C
04 C3474 415754000015
05 C3475 00461000772C
06 C3476 4004000000C7
07 C3477 434402153027 ;SP17:=10000. CPU TEST RUN COUNTER.
08 C3478 034402003347 ;IF TCP ON THEN RING THE BELL AT TCP;
09
10
11 ;TEST OF IMCP.
12 -----
13 ;THE LOOP INCLUDE TEST OF:
14 ;STUCK_AT_ZERO, STUCK_AT_ONE AND BRIDGE FAILURES IN
15 ;THE IMMEDIATE OPERAND REGISTER.
16
17
18 C3500 011754007012 B20: S2B   OR    SP16,WRK0 ;WRK0:= 10, STATUS
19 C3501 1116640151C4 SABR  CAND  12,STAT,STAT,CPUUST PUSH;SETUP, CLEAR ERROR FLAG
20 C3502 411654046231 SABR  OR    14,CNTR,CNTR,CNTR0 ;SET TEST SYNC
21 C3503 000452525252 LDIN  5252,5252
22 C3504 415754000013 RZB   OR    IMOP,WRK1 ;WRK1:= 1010...10
23 C3505 000425252525 LDIN  2525,2525
24 C3506 41575400001C RZB   OR    IMOP,PC ;PC:=010101...01
25 C3507 415450000314 ABB   SUB   WRK2,WRK2 ;WRK2:= -1, EXPECTED DATA
26 C3510 00447400367C ABS   EXNOR WRK1,PC,CTADDR ;CTADDR:= -(WRK1 EXOR PC)
27 C3511 0106510037CC SA    SUBO  CTADDR,WRK2 ;IF RESULT <> -1 THEN ERROR;
28 C3512 03440242341E CAL   TNZ   TERROR ;EXAMINE MONT (REG 8'20) FOR THE RESULT
29 C3513 034402003374 CAL   F,F   LOOP  ;CALL LOOP ADM

```

```
; TEST OF THE ALU REGISTER AND SCRATCHPAD FILES.
```

```
; DATA PATTERN: A ONE IS SHIFTED THROUGH BOTH REGISTER FILES.  
; THE ALU REG STACK IS READ BOTH FROM THE A- AND THE B FILES.  
; NOTE: WRKC AND STAT (SEE TEST OF COND GRUP 1) IS NOT TESTED.
```

```
; ERROR INFORMATION:  
; WRKO: 100-236 ;SEE THE REGBASE TABLE  
; WRK1: THE SELECTED REG'S CONTENTS  
; WRK2: EXPECTED DATA PATTERN  
;  
12 LDIM 0,100 ;WRKO:=100, STATUS AND POINTER IN REG TABLE  
13 C3514 40040000001CC  
14 C3515 0157540000012  
15  
16 C3516 40040000000C1 B100:  
17 C3517 0157540000014 LDIM 0,1 IMOP,WRKC  
18 C3520 400400003444 B110:  
19 C3521 41464007024C RZB OR REGBASE/3-100  
20 C3522 1116640151C4 SABR ADD IMOP,WRKC,MIX  
21 C3523 411654046231 SABR CAND 12,STAT,STAT,CPUST  
22 C3524 400440010004 SABR OR SET TEST SYNC  
23 C3525 41475406000C LDIM 14,CNTR,CNTR,CNTR  
24 C3526 01475462000C 4001,0004  
25 C3527 43440300000C LDIM 4001,IR  
26 C3530 415514000012 RZR OR IMOP,WRTP  
27 C3531 0144510000312 RZR OR SEL.REG:=WRK2,Q:=SEL.REG  
28 C3532 034402423542 CAX F,F  
29 C3533 03440200335C ZQB OR WRK1  
30 C3534 034402003374 AB SUBO WRK2,WRK1  
31 C3535 015440000314 CAL T,NZ REGERR  
32 C3536 03440042352C CAL INIT  
33 C3537 C15541000012 B120: ADD WRK2,WRK2  
34 C3540 015541000C012 ZBB ADDO WRKO  
35 C3541 034400003516 JMP F,F B100  
36  
37 C3542 03440200335C REGERR: CAL INIT  
38 C3543 434400003416 JMP F,F TERROR
```

!0113 GPU MICROPROGRAM G1 APR 1982
01 REGBASE:

EGBA 5

```

;-----;
; WRKO
;-----;

WRK2      RTN      ;100
WRK2,W    RTN      ;(NOP)
WRK2,W    RTN      ;102
W0        RTN      ;104
WRK2,W    RTN      ;106
WRK2,X    RTN      ;108
W1        RTN      ;110
WRK2,X    RTN      ;112
X         RTN      ;114
WRK2,GRX  RTN      ;116
W2        RTN      ;118
WRK2,GRX  RTN      ;120
GRX       RTN      ;122
WRK2,WPRE RTN      ;124
W3        RTN      ;126
WRK2,WPRE RTN      ;128
WPRE      RTN      ;130
WRK2,IC   RTN      ;132
IC        RTN      ;134
WRK2,IC   RTN      ;136
IC        RTN      ;138
WRK2,CAUSE RTN      ;140
CAUSE     RTN      ;142
WRK2,CAUSE RTN      ;144
CAUSE     RTN      ;146
WRK2,SE   RTN      ;148
SB        RTN      ;150
WRK2,PC   RTN      ;152
PC        RTN      ;154
WRK2,PC   RTN      ;156
PC        RTN      ;158
WRK2,CNTR RTN      ;160
CNTR     RTN      ;162

```

```
;-----  
; WRKO  
;  
RTN ;100  
;(NOP)  
;102  
RTN ;104  
RTN ;106  
RTN ;110  
RTN ;112  
RTN ;114  
RTN ;116  
RTN ;120  
RTN ;122  
RTN ;124  
RTN ;126  
RTN ;130  
RTN ;132  
RTN ;134  
RTN ;136  
RTN ;140  
RTN ;142
```

10114 GPU MICROPROGRAM GI APR 1982

```

01 C3610 015614000311 ZAB OR :144
02 C3611 214154000011 ZBQ OR CNTR
03 C3612 415614000313 ZAB OR WRK2,WRK1
04 C3613 21421400026C ZAQ OR WRK1
05 C3614 415614000313 ZAB OR WRK2,WRK1
06 C3615 614154000012 ZBQ OR WRK1
07 C3616 015614000314 ZAB OR WRK2,14
08 C3617 6142140003CC ZAQ OR 14
09 C3620 015614000314 ZAB OR WRK2,14
10 C3621 214154000014 ZBQ OR 14
11 C3622 415614000315 ZAB OR WRK2,15
12 C3623 21421400032C ZAQ OR 14
13 C3624 415614000315 ZAB OR WRK2,15
14 C3625 614154000015 ZBQ OR 15
15 C3626 415614000316 ZAB OR WRK2,16
16 C3627 21421400034C ZAG OR 15
17 C3630 415614000316 ZAB OR WRK2,16
18 C3631 614154000016 ZBQ OR 15
19 C3632 015614000317 ZAB OR WRK2,17
20 C3633 61421400036C ZAG OR 16
21 C3634 015614000317 ZAB OR WRK2,17
22 C3635 214154000017 ZBQ OR 17
23 C3636 151754000406 $ZB OR 10,6 POP ; SAVE DEVNO IN RAM6
24 C3637 034400003537 JMP F,F,B120 ; RETURN
25 C3640 5517540074C5 $ZB OR SP17,IC
26 C3641 034400003537 JMP F,F
27 C3642 4046100003CC ZAS SUB WRK2,C
28 C3643 2103540000CC SZQ CR 0
29 C3644 0046100007CC ZAS SUB WRK2,1
30 C3645 61035400040C SZQ OR 1
31 C3646 0046100013CC ZAS SUB WRK2,2
32 C3647 6103540010CC SZQ CR 2
33 C3650 4046100017CC ZAS SUB WRK2,3
34 C3651 2103540014CC SZQ OR 3
35 C3652 0046100023CC ZAS SUB WRK2,4
36 C3653 6103540020CC SZQ OR 4
37 C3654 4046100027CC ZAS SUB WRK2,5
38 C3655 2103540024CC SZQ OR 5
39 C3656 4046100033CC ZAS SUB WRK2,6
40 C3657 2103540030CC SZQ OR 6
41 C3660 0046100037CC ZAS SUB WRK2,7
42 C3661 6103540034CC SZQ OR 7

```

```

10115 GPU MICROPROGRAM G1 APR 1982
01 C3662 CC46100043CC WRK2,10
02 C3663 6103540040CC RTN
03 C3664 4046100047CC WRK2,11
04 C3665 2103540044CC RTN
05 C3666 4046100053CC WRK2,12
06 C3667 2103540050CC RTN
07 C3670 0046100057CC WRK2,13
08 C3671 6103540054CC RTN
09 C3672 4046100063CC WRK2,14
10 C3673 2103540060CC RTN
11 C3674 0046100067CC WRK2,15
12 C3675 6103540064CC RTN
13 C3676 0C46100073CC WRK2,16
14 C3677 6103540070CC RTN
15 C3700 4046100077CC WRK2,17
16 C3701 2103540074CC RTN
17 C3702 14461000414C SUB,6,10 POP ; RESTORE DEV_NO
18 C3703 034400003537 JMP F,F,B120 ; RETURN
19 C3704 54461000752C SUB IC,SP17 POP
20 C3705 03440200335C CAL F,F ;RES- ;INIT ;FINI

```

```

01      ;TEST OF EXTERNT INTERRUPT.
02
03      ;-----;
04      ;THE TEST CHECK THAT ILEV 0-7 NOT SET INTERRUPT.
05      ;IT IS VERIFIED THAT ILEVEL 8-15 SET THE PROPER INTERRUPT
06      ;ILEVEL. THE TEST ALSO CHECK THAT THE PROPER ILEVEL IS ABLE TO
07      ;CLEAR THE INTERRUPT.
08
09      C3706 41175400401C B200:   S2B OR,10,PC ; PC == CPU-ADDR
10
11      ;-----;
12      ;THE LOOP CHECK THAT EXTERNT INTERRUPT
13      ;ILEVEL 0-7 NOT IS ABLE TO SET THE
14      ;;INTERRUPT FLAG.
15      ;WRK2:=1, ILEVEL COUNTER
16      ;;DATA:=0,1'0'7,WRK2:=WRK2+1;
17      ;PUSH;SETUP, CLEAR ERROR FLAG.
18      ;SET TEST SYNC
19      ;SIMULATE EXTERNT INTERRUPT
20      ;WRKO:= 301, STATUS
21      ;;IF BNACK THEN GOTO TBERR
22      ;;IF ILLEGAL INTERRUPT THEN GOTO ERROR;
23
24      C3721 5506500073CC          POP    ;RESULT:=-8,-WRK2=1
25      C3722 43440042371C          ;IF WRK2 <> 7 THEN GOTO B250;
26

```

```

01      ;TEST THAT ILEVEL 8-15 CAUSE INTERRUPT.
02      ;THE ILEV-REG IS ALSO TESTED, AND IT IS CHECKED
03      ;THE PROPER LEVEL CLEAR THE INTERRUPT;
04      C3723 415601030314          ZABR    ADDO
05      C3724 1116640151C4          SABR    CAND
06      C3725 411654046231          SABR    OR
07      C3726 C1461442020C          ZAR     OR
08      C3727 40040000031C          LDIN    C,310
09      C3730 015754000012          RZB     OR
10      C3731 4344U665341E         WCAL   T,BTIM
11      C3732 434402643462          CAL    T,BERR
12      C3733 015541000012          ZBB     ADDO
13      C3734 000400000055          LDIN    C,5
14      C3735 01475410CCC          RZR     OR
15      C3736 0141140000CC          ZQQ     OR
16      C3737 014114U000CC          ZQQ     CR
17      C3740 0141140000CC          ZQQ     OP
18      C3741 034402303416          CAL    F,INTR
19      C3742 000400000055          LDIN    C,5
20      C3743 01475410C0CC          RZR     OR
21      C3744 000400000C37          LDIN    C,377
22      C3745 015541000012          ZBB     ADDO
23      C3746 415754000013          RZB     OR
24      C3747 415660002273          PAB     AND
25      C3750 014451000274          AB     SUBO
26      C3751 034402423416          CAL    T,NZ
27      C3752 015541000012          ZBB     ADDO
28      C3753 0146141003C          ZAR     CR
29      C3754 0141140000CC          ZQQ     OR
30      C3755 0141140000CC          ZQQ     OR
31      C3756 0141140000CC          ZQQ     OR
32      C3757 034402703771          CAL    T,INTR
33      C3760 034402003374          CAL    F,F
34
35      C3761 000400000017          LDIN    0,15.
36      C3762 01465100003CC        RA     SUBO
37      C3763 434400423723        JMP    T,NZ
38

```

01 01118 GPU MICROPROGRAM GI APR 1982

02 ;PASS ADMINI.

03 03764 011750007414 S2B SUB SP17,WRK2
04 C3765 434400423767 JMP T,NZ B400
05 C3766 434400003327 JMP F,F T1
06 C3767 4046100077CC B400: ZAS SUB WRK2,SP17
07 C3770 4344000035CC JMP F,F B10

08
09
10 ;
11 ;
12 ;
13 ;
14 C3771 015754002013 CHINT: R2B OR ILEV,WRK1
15 C3772 00040000017 LD1# 0000,0017
16 C3773 015660000273 RAB AND IMOP,WRK1,WRK1
17 C3774 01065000726C SA SUB SP16,WRK1
18 C3775 634400013416 JMP F,NNEG TERROR RTN
19

;IF PASS COUNTER = 0 THEN TERMINATE CPU TEST
; ONLY CPU TEST
;SP17:=SP17-1;
;START A NEW PASS

10115 GPU MICROPROGRAM GI APR 1982
0000002 *DO 2048.-(. / 3)
•END
01
02
03
00CC SOURCE LINES IN ERROR

00C1 .MAIN DOMUS MACRO ASSEMBLER REV 02.00

ADDRESS CALCULATION
INPUT: AFTER ESCAPE, AFTER AM, REELS INDIR, X-FIELD(0:1)

```

05 ; ADDRESS CALCULATION
06 ; INPUT: AFTER ESCAPE, AFTER AM, REL, INDIR, X-FIELD(0:1)
07 ;
08
09 000004 *DO 4
10 CC0000 000265 DIR/3
11 CC0001 000272 INDEX/3
12 CC0002 000272 INDEX/3
13 CC0003 000272 INDEX/3
14
15 CC0004 000265 DIR/3
16 CC0005 000272 INDEX/3
17 CC0006 000272 INDEX/3
18 CC0007 000272 INDEX/3
19
20 CC0010 000267 REL/3
21 CC0011 000275 RELX/3
22 CC0012 000275 RELX/3
23 CC0013 000275 RELX/3
24
25 CC0014 000267 REL/3
26 CC0015 000275 RELX/3
27 CC0016 000275 RELX/3
28 CC0017 000275 RELX/3
29
30 CC0020 000301 AMD/3
31 CC0021 000306 AMX/3
32 CC0022 000306 AMX/3
33 CC0023 000306 AMX/3
34 CC0024 000301 AMD/3
35 CC0025 000306 AMX/3
36 CC0026 000306 AMX/3
37 CC0027 000306 AMX/3
38
39 CC0030 000300 AMRX/3
40 CC0031 000305 AMRX/3
41 CC0032 000305 AMRX/3
42 CC0033 000305 AMRX/3
43 CC0034 000300 AMR/3
44 CC0035 000305 AMRX/3
45 CC0036 000305 AMRX/3
46
47 ; REL, AFTER AM
48
49 ; AFTER AM
50
51 ; AFTER AM
52
53 ; AFTER AM
54
55 ; AFTER AM
56
57 ; AFTER AM
58
59 ; AFTER AM
60
61 ; AFTER AM
62
63 ; AFTER AM
64
65 ; AFTER AM
66
67 ; AFTER AM
68
69 ; AFTER AM
70
71 ; AFTER AM
72
73 ; AFTER AM
74
75 ; AFTER AM
76
77 ; AFTER AM
78
79 ; AFTER AM
80
81 ; AFTER AM
82
83 ; AFTER AM
84
85 ; AFTER AM
86
87 ; AFTER AM
88
89 ; AFTER AM
90
91 ; AFTER AM
92
93 ; AFTER AM
94
95 ; AFTER AM
96
97 ; AFTER AM
98
99 ; AFTER AM

```

```

!OCC2 •MAIN
01 CC040 000265 DIR/3
02 CC041 000272 INDEX/3
03 CC042 000272 INDEX/3
04 CC043 000272 INDEX/3
05
06 CC044 000265 DIR/3
07 CC045 000272 INDEX/3
08 CC046 000272 INDEX/3
09 CC047 000272 INDEX/3
10
11 CC050 000267 REL/3
12 CC051 000275 RELX/3
13 CC052 000275 RELX/3
14 CC053 000275 RELX/3
15
16 CC054 000267 REL/3
17 CC055 000275 RELX/3
18 CC056 000275 RELX/3
19 CC057 000275 RELX/3
20
21 CC060 000301 AMD/3
22 CC061 000306 AMX/3
23 CC062 000306 AMX/3
24 CC063 000306 AMX/3
25 CC064 000301 AMD/3
26 CC065 000306 AMX/3
27 CC066 000306 AMX/3
28 CC067 000306 AMX/3
29
30 CC070 000300 AMR/3
31 CC071 000305 AMRX/3
32 CC072 000305 AMRX/3
33 CC073 000305 AMRX/3
34 CC074 000300 AMR/3
35 CC075 000305 AMRX/3
36 CC076 000305 AMRX/3
37 CC077 000305 AMRX/3
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
559
560
561
562
563
564
565
566
567
568
569
569
570
571
572
573
574
575
576
577
578
579
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
599
600
601
602
603
604
605
606
607
608
609
609
610
611
612
613
614
615
616
617
617
618
619
619
620
621
622
623
624
625
626
627
628
629
629
630
631
632
633
634
635
636
637
638
639
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
688
689
689
690
691
692
693
694
695
696
697
698
699
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
718
719
719
720
721
722
723
724
725
726
727
728
729
729
730
731
732
733
734
735
736
737
738
739
739
740
741
742
743
744
745
746
747
748
749
749
750
751
752
753
754
755
756
757
758
759
759
760
761
762
763
764
765
766
767
768
769
769
770
771
772
773
774
775
776
777
778
779
779
780
781
782
783
784
785
786
787
788
789
789
790
791
792
793
794
795
796
797
798
799
799
800
801
802
803
804
805
806
807
808
809
809
810
811
812
813
814
815
816
817
818
819
819
820
821
822
823
824
825
826
827
828
829
829
830
831
832
833
834
835
836
837
838
839
839
840
841
842
843
844
845
846
847
848
849
849
850
851
852
853
854
855
856
857
858
859
859
860
861
862
863
864
865
866
867
868
869
869
870
871
872
873
874
875
876
877
878
879
879
880
881
882
883
884
885
886
887
888
889
889
890
891
892
893
894
895
896
897
898
899
899
900
901
902
903
904
905
906
907
908
909
909
910
911
912
913
914
915
916
917
918
919
919
920
921
922
923
924
925
926
927
928
929
929
930
931
932
933
934
935
936
937
938
939
939
940
941
942
943
944
945
946
947
948
949
949
950
951
952
953
954
955
956
957
958
959
959
960
961
962
963
964
965
966
967
968
969
969
970
971
972
973
974
975
976
977
978
979
979
980
981
982
983
984
985
986
987
988
989
989
990
991
992
993
994
995
996
997
998
999
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2189
2190
2191
2192
2193
219
```

!OCGS • MAIN
 01 ;INSTRUCTION EXECUTIONS
 02 ;INPUT:ESCAPE MODE, F FIELD(0:5)
 03
 04 000002 .DO 2
 05
 06 C0200 000137 CS/3
 07 C0201 002120 SQRT/3
 08 C0202 000467 BL/3
 09 C0203 000454 HL/3
 10 C0204 000356 LA/3
 11 C0205 000360 LO/3
 12 C0206 000362 LX/3
 13 C0207 000364 WA/3
 14
 15 CC210 000371 WS/3
 16 CC211 000343 AM/3
 17 CC212 000376 WM/3
 18 CC213 000345 AL/3
 19 CC214 000135 ILL0P/3
 20 CC215 001123 JL/3
 21 CC216 000135 ILL0P/3
 22 CC217 000135 ILL0P/3
 23
 24 C0220 000513 XL/3
 25 CC221 000503 BS/3
 26 CC222 000473 BA/3
 27 CC223 000463 BZ/3
 28 C0224 000354 RL/3
 29 CC225 001112 SP/3
 30 CC226 000135 ILL0P/3
 31 CC227 000540 RS/3
 32
 33 CC230 000410 WD/3
 34 CC231 000622 RX/3
 35 CC232 000577 HS/3
 36 CC233 000615 XS/3
 37 CC234 000135 ILL0P/3
 38 CC235 001670 CMVI/3
 39 CC236 001457 DADD/3
 40 CC237 001455 DADDI/3

37
 38 CC300 000137 CS/3
 39 CC301 002120 SQRT/3
 40 CC302 000467 BL/3
 41 C0303 000454 HL/3
 42 C0304 000356 LA/3
 43 CC305 000360 LO/3
 44 CC306 000362 LX/3
 45 CC307 000364 WA/3
 46
 47 CC310 000371 WS/3
 48 CC311 000343 AM/3
 49 CC312 000376 WM/3
 50 CC313 000345 AL/3
 51 CC314 000135 ILL0P/3
 52 CC315 001123 JL/3
 53 CC316 000135 ILL0P/3
 54 CC317 000135 ILL0P/3
 55
 56 C0320 000513 XL/3
 57 CC321 000503 BS/3
 58 CC322 000473 BA/3
 59 CC323 000463 BZ/3
 60 C0324 000354 RL/3
 CCC7 • MAIN
 01 CC325 001112 SP/3
 02 C0326 000135 ILL0P/3
 03 CC327 000540 RS/3
 04
 05 CC330 000410 WD/3
 06 CC331 000622 RX/3
 07 CC332 000577 HS/3
 08 CC333 000615 XS/3
 09 CC334 000135 ILL0P/3
 10 CC335 001670 CMVI/3
 11 CC336 001457 DADD/3
 12 CC337 001455 DADDI/3

!CCCCC •MAIN
 01 CC0240 001140 CI/3
 02 CC0241 000346 AC/3
 03 CC0242 001032 NS/3
 04 CC0243 001047 ND/3
 05 CC0244 000733 AS/3
 06 CC0245 000756 AD/3
 07 CC0246 001000 LS/3
 08 CC0247 001015 LD/3
 09
 10 CC0250 001065 SH/3
 11 CC0251 001071 SL/3
 12 CC0252 001075 SE/3
 13 CC0253 001077 SN/3
 14 CC0254 001101 SO/3
 15 CC0255 001104 SZ/3
 16 CC0256 001106 SX/3
 17 CC0257 001665 CMV/3
 18
 19 CC0260 001327 FA/3
 20 CC0261 001331 FS/3
 21 CC0262 001250 FM/3
 22 CC0263 002062 KS/3
 23 CC0264 001400 FD/3
 24 CC0265 001214 CF/3
 25 CC0266 000676 DL/3
 26 CC0267 000542 DS/3
 27
 28 CC0270 000704 AA/3
 29 CC0271 000715 SS/3
 30 CC0272 001526 MLA/3
 31 CC0273 001603 ARM/3
 32 CC0274 001615 INV/3
 33 CC0275 002000 STR/3
 34 CC0276 002215 BF/3
 35 CC0277 001503 MODUS/3
 36
 37
 38
 39


•END

CCCC SOURCE LINES IN ERROR


Appendix 2.**Listing of DPU microprogram :**


| | |
|----------------------|-----|
| Flow diagrams | 192 |
| DPU Macrodefinitions | 199 |
| DPU microprogram | 206 |













































OCC1

J1 ; *** MICRO PROGRAM FOR DPU 4.8.81 GI ***
J2 ; ** IT IS CLAIMED THAT THE MASTER CPU IS HAVING A CYCLUS OF **
J3 ; ** AT LEAST 0.16 MICROSEC.
J4 .XPNG
J5
J6
J7
J8
J9
J10
J11
J12
J13
J14
J15
J16
J17
J18
J19
J20
J21
J22
J23
J24
J25
J26
J27
J28
J29

; MACRO FILL
; THE MACRO IS STORING ONES UNTIL 'LOCATION'
;
; MACRO CALL:
; FILL 'LOCATION'
;
MACRO FILL
.LIST 0
.IFG * /3-*1
SEGMENT TOO LONG
.ENDC
.DO *1*3*-
-1
.ENDC
.LIST 1
%

; DEFINITIONS OF PARAMETERS:

```

22 ; CONDITION PARAMETERS:
23 CC0007 MAP =7 ; JUMP MAP UNCONDITIONAL.
24 CC0020 ZERO =20 ; RESULT EQUAL ZERO.
25 CC0021 NCZERO =21 ; COUNTER NOT EQUAL ZERO.
26 CC0022 NOVR =22 ; NO OVERFLOW.
27 CC0023 CVRQ? =23 ; OVERFLOW IN Q-REG.
28 CC0024 START =24 ; START COMMAND.
29 CC0025 ALUC =25 ; RESULT BIT 0.
30 CC0026 ALU1C =26 ; RESULT BIT 0 NOT EQUAL BIT 1.
31 CC0027 JMP =27 ; JUMP UNCONDITIONAL.
32 CC0030 NZERO =30 ; RESULT NOT EQUAL ZERO.
33 CC0031 CZERO =31 ; COUNTER EQUAL ZERO.
34 CC0032 CVR? =32 ; OVERFLOW.
35 CC0033 NOVRQ =33 ; NO OVERFLOW IN Q-REG.
36 CC0034 NSTART =34 ; NO START COMMAND.
37 CC0035 NALU0 =35 ; RESULT BIT 0 EQUAL ZERO.
38 CC0036 NALU10 =36 ; RESULT BIT 0 EQUAL BIT 1.
39 CC0037 NJMP =37 ; UNCONDITIONAL NO JUMP.

40 ; DO PARAMETERS (DEFAULT: 6):
41 CC0007 INK =7 ; INHIBIT MULTIPLY.
42 CC0004 IVT =4 ; INVERSE TABLE.
43 CC0002 READY =2 ; SET FPU READY FLAG.

44 CC0006 DODF=6;

45 ; BUS PARAMETERS (DEFAULT: 17):
46 CC0015 NACC =15 ; NO ACCUMULATION.
47 CC0035 ACC =35 ; ACCUMULATION.
48 CC0007 FRAC =7 ; BUS(0:35) := INPUT(0:35), BUS(36:39) := 0.
49 CC0013 EXP =13 ; BUS(0:11) := INPUT(36:47), BUS(36:39) := U.
50 CC0015 SUM =15 ; BUS(0:39) := SUM(0:39).
51 CC0016 INT =16 ; BUS(0:11) := SUM(36:47).

52 ; DESTINATION PARAMETERS (DEFAULT 7):
53 CC0000 X =0 ; X REG.
54 CC0001 Y =1 ; Y REG, AND OUTPUT(0:35) := ALU(0:35).
55 CC0002 EXPO =2 ; OUTPUT(36:47) := ALU(0:11).
56 CC0003 EXC =3 ; EXCEPTION(16:23) := BUS(4:11).
57 CC0004 CVRQ =4 ; OVERFLOW Q.
58 CC0005 CVRA =5 ; OVERFLOW RAM.
59 CC0006 RESET =6 ; RESET READY, START AND OVERFLOW.

60 CC0007 DESDF=7;

```

```
01
02      ; MULTIPLY PARAMETERS (DEFAULT 7):
03      CC0003      X4      =3      ; SELECT X4, X3,
04      CC0005      X2      =5      ;
05      CC0006      X1      =6      ;
06      CC0007      MULDF=7;
07
08      ; CONSTANTS:
09      CC0200      K2048    =200
10      CC0001      K36      =1
11      CC0002      K1       =2
12      CC0004      K2       =4
13      CC0010      K4       =10
14      CC0112      K74=112
15
16      CC1375      JMPLABEL DEFAULT 3 * 377 = 1375
17
18
```

; RAM PARAMETERS: ; REGISTER GROUPS A,B,C,D INDEX 0:3
 ; FIRST MENTIONED INDEX IS LOADED
 ; RAMB RAMA
 05 ; IFRH IFRH
 06 ; IFRH IFRH
 07 ; IFRH IFRH
 08 ; AFRH AFRH
 09 ; IFRH IFRH
 10 ; AFRH IFRH
 11 ; AFRH IFRH
 12 ; AFRH AFRH
 13 ; AFRH AFRH
 14 ; AFRH AFRH
 15 ; IEX IEX
 16 ; AEX AEX
 17 ; MRE MRE
 18 ; IEX IEX
 19 ; AEX AEX
 20 ; AEX AEX
 21 ; MRE MRE
 22 ; AEX AEX
 23 ; MRE MRE
 24 ; DIA IEX
 25 ; DIA AEX
 26 ; MRE MRE
 27 ; DIA DIA
 28 ; MRF MRF
 29 ; H1 H1
 30 ; H2 H2
 31 ; H2 H2
 32 ; H3 H3
 33 ; MODUS MODUS
 34 ; K74 K74
 35 ; BLEX BLEX
 36 ; WMODU MODUS
 37 ; WMODU WMODU
 38 ; ALU DESTINATION PARAMETERS:
 39 ; LOAD Q =0 ; LOAD Q=REG.
 40 ; NLOAD =1 ; NO LOAD.
 41 ; LOADA =3 ; LOAD RAM.
 42 ; SHAD =5 ; SHIFT RAM DOWN BEFORE LOAD.
 43 ; SHAU =7 ; SHIFT RAM UP BEFORE LOAD.
 44 ; LSHAD=4; SHIFT RAM CON Q LEFT AND LOAD RAM
 45 ; LSHAU=6; SHIFT RAM CON Q RIGHT AND LOAD RAM

10005
01
02

```

; FUNCTION PARAMETERS:
03 CC0174 LOADF =0174 ; D(C:39) + 0.
04 CC0177 LOADE =0177 ; D(0:11) + 0, D(12:39) AND 0.
05 CC1400 SUBGA =1400 ; Q - RAM.
06 CC3040 PAS-Q =3040 ; Q OR 0.
07 CC2440 NEG-Q =2440 ; 0 - Q.
08 CC0000 ADDGA =0000 ; Q + RAM.
09 CC0024 ADD =0024 ; RAM + RAM.
10 CC0310 PAS-A =3110 ; RAM OR 0.
11 CC0130 ADD-E =0130 ; RAM + (D(0:11),Z(12:35),D(36:39))
12 CC03174 PAS =3174 ; D(C:39) - D(C:11) + 0, D(12:35) AND 0, D(36:39) + 0.
13 CC0175 LOADI =0175 ; D(C:11) + 0, D(12:35) AND 0, D(36:39) + 0.
14 CC2510 NEG-A =2510 ; 0 - RAM.
15 CC2424 SUB =2424 ; RAMA - RAMB.
16 CC02424 CLEAR =2424 ; ZERO.
17 CC01530 SUB-E =1530 ; RAM - (D(0:11),Z(12:35),D(36:39))
18 CC1424 ISUB =1424 ; RAMB - RAMA.
19 CC0424 ADD1 =0424 ; RAM + RAM + 1
20 CC1024 ISUB1=1C24; RAM - RAM - 1
21 CC2400 SUBAQ=24C0; RAM - Q
22 CC0311 INC-A=0311; RAM + 1B11
23 CC2530 ISUBE=2530; (D(0:11),Z(12:35),D(36:39)) - RAM
24 CC0510 INC-R=0510; RAM + 1B39
25 CC3024 OR=3024; RAM OR RAM

```

```
01 ; EXEC (JUMPADDRESS,CONDITION,DO,BUS,DEST,X,RAM,ALUDEST,FUNCTION)
02   ; MACRO EXEC
03     ((#1)/3)B7+(#2)B12+(*3)B15
04     ((#4)B4+(*5)B7+(#6)B10+((#7)/2)B15
05     ((#8)B2+((#7)&1)B3+(*9)B14+1)B15
06
07
08
09
10 ; IMID (CONSTANT,DEST,RAM,ALUDEST,FUNCTION)
11   ; MACRO IMID
12     ((#1)B7+376B15
13     17B4+(*2)B7+7B10+((#3)/2)B15
14     (*4)B2+((#3)&1)B3+(*5)B14
15
16
17 ; MULT (BUS,X)
18   ; MACRO MULT
19     377B7+376B15
20     ((#1)B4+7B7+(#2)B10+37B15
21     77B7+377B15
22
23
24 ; JUMP (ADDRESS,CONDITION)
25   ; MACRO JUMP
26     ((#1)/3)B7+(#2)B12+6B15
27     17B4+7B7+7B10+37B15
28     77B7+377B15
29
30
```

01
02 ; BUSALU (DO,BUS,DEST,RAM,ALUDEST,FUNCTION)
03 ; MACRO BUSALU
04 ;
05 ;
06 ;
07 ;
08 ; ALUJMP (ADDRESS,CONDITION,BUS,DEST,RAM,ALUDEST,FUNCTION)
09 ; MACRO ALUJMP
10 ;
11 ;
12 ;
13 ;
14 ; ALU (RAM,ALUDEST,FUNCTION)
15 ; MACRO ALU
16 ;
17 ;
18 ;
19 ;
20 ;
21 ; IEXEC (CONSTANT,DO,BUS,DEST,X,RAM,ALUDEST,FUNCTION)
22 ; MACRO IEXEC
23 ;
24 ;
25 ;
26 ;
27 ;

01
02 CC0000 .LCC C ; LOCATION C IS POWER UP START
03
04

05 ; NEXT INSTRUCTION
06 CC000 2257717673270372 NEXT0: INID K74,RESET,D11,LOADA,LOADI ; D11 := K74
07 CC001 0036117771776221 NEXT: EXEC NEXT,NSTART,READY,BUSDF,DESDF,MULDF,D30,SHAU,PAS,A ;
08 WRKMODUS := WRKMODUS ; WAIT ON START;
09 ALUJMP JMPDF,MAP,BUSDF,RESET,CO0,LOADQ,CLEAR ; Q := 0; GOTO FUNCTION;
10
11 ; EXCEPTION FOR MULT
12 ; *****
13 CC003 0057717775463260 MEXC: IEXEC K1,DODDF,BUSDF,DESDF,MULDF,B22,LOADA,SUB,E ; MRE:=MRE-2; SUM:=SUM+MULT;
14 CC004 0032717735426221 EXEC NEXT,ALU0,DODDF,RUSDF,DESDF,X4,B22,NLOAD,PAS,A ; ALU:=MRE; MULT:=X4*Y;
15 ; IF UNDERFLOW THEN GOTO NEXT;
16 CC005 3537315771466221 ALUJMP RTN,NALU10,NACC,DESDF,B20,LOADA,PAS,A ; SUM:=MULT; MULT:=X3*Y; MRE:=IEX;
17 ; IF IEX = 2 < 2048 THEN GOTO RTN;
18
19 ;
20 ; EXCEPTION
21 ; *****
22 ; THE EXCEPTIONREGISTER IS CLEAR BY A RESET.
23 CC006 0117517370C26370 EXCEP: IEXEC K2,READY,RUSDF,EXC,MULDF,A00,NLOAD,PAS ; EX(22) := 1; OVERFLOW;
24 CC007 4017717270C20372 IMID K2048,EXP0,A00,NLOAD,LOADI ; E_OUT := -2048;
25 CC010 1433717777637777 JUMP ARZC,JWP ; GOTO ARZ0;
26
27 ; TEST EXP-OVERFLOW
28 CC011 7777717771C262221 EOF: ALL BCC,NLOAD,PAS,A ; ALU := IEX;
29 CC012 0156717170C65051 ALUJMP EXCEP,NALU0,BUSDF,Y,AC0,LOADA,CLEAR ; Y_OUT:=IFRH:=0; IF POS GOTO EXCEPTION;
30
31 ; STORE ZERC
32 ; *****
33 CC013 4C17717270C20372 STRZ: INID K2048,EXP0,A00,NLOAD,LOADI ; E_OUT := -2048;
34 CC014 CC33517170C25051 EXEC NEXT,JWP,READY,BUSDF,Y,MULDF,A00,NLOAD,CLEAR ; Y := 0; GOTO NEXT;

01 CC0001 .LIST 1 FILL

02 CC0055 .LOC 55 ; MAP ADDRESS 17

03 ; LONG LOAD (LOAD PRODUCT) AND ADD

04 ; INPUT TAILPART EXP = C SIGN AS MODUS/ <> 0 OPPOSITE SIGN AS MODUS

05 ; INPUT HEADPART EXPO_HEAD

06 LL: BUSALU D0DF,Frac,RESET,A11,SHAU,LOADF ; CLEAR SIGNBIT; IFRT := FRACTION;

07 CC0017 7777707672360371

08 CC0020 7777513770C20373

09 CC0021 0470317772206221

10 CC0022 4017717777673260

11 CC0023 7777717770145051

12 CC0024 7777717770146221

13 CC0025 7777717770146221

14 CC0026 7777717770146221

15 CC0027 7777717772266101

16 CC0028 0616107770CC0371

17 CC0029 777771777060001

18 CC0030 4353713671120373

19 CC0031 777771777060001

20 CC0032 7777717770146221

21 CC0033 7777717771C26221

22 CC0034 3352717173235051

23 CC0035 0153717777637777

24 CC0036 153717777637777

25 CC0037 153717777637777

26 CC0038 153717777637777

27 CC0039 153717777637777

28 CC0040 153717777637777

29 CC0041 153717777637777

30 CC0042 153717777637777

```

01      FILL 37
02      CC0001   LIST 1
03      CC00135  .LOC 135 ; MAP ADDRESS 37
04      ; ARM      ARF * FRAC; AEX := AEX + EXP;
05
06      CC037    7777707172270371 ARM: BUSALU DODF,FRAC,Y,C11,LOADA,LOADF ; H1 := Y := FRAC;
07      CC040    1430313671120373 ALUJMP ARZ0,ZERO,EXP,RESET,B00,SHAD,LOADI ; IEX := EXP // 2; IF ZERO GOTO AZERO;
08      CC041    77777170744C6221 BUSALU DCDF,BUSDF,X,A22,LOADQ,PAS,A ; Q := X := AFRH;
09      CC042    1430317770C76101 ALUJMP ARZ0,ZERO,BUSDF,DESDF,C00,LOADA,PAS,Q ; MRF := Q; IF ZERO GOTO AZERO;
10
11      ; CLEAR AR AND SIGN OF WRKMODUS
12      CC043    777771777610051 ALU D33,LOADQ,ADD ; Q := WRKMODUS SHIFT 1;
13      CC044    77777177745C5051 ALU A22,LSHAD,CLEAR ; AFRH := 0; Q := 0 CON Q SHIFT -1;
14      CC045    7777717777676101 ALU D33,LOADA,PAS-Q ; WRKMODUS := Q;
15      CC046    7777717773466221 ALU B21,LOADA,PAS-A ; MRE := AEX;
16      CC047    4C17717773320372 IMID K2C048,DESDF,B11,SHAD,LOADI ; AEX := -2048 // 2;
17      CC050    3473717776665051 ALUJMP MA1,JMP,BUSDF,DESDF,A33,LOADA,CLEAR ; AFRT := 0;
18
19      ; SHORTLEFTSHIFT :
20      CC051    7777717170C60051 SHLF: BUSALU DODF,BUSDF,Y,ACC,LOADA,ADD ; Y-OUT := IFRH := IFRH * 2;
21      CC052    6713717777C63051 ALUJMP FDUD,JMP,BUSDF,DESDF,B03,LOADA,ISUB ; IEX := IEX -1; GOTO FDUD;
22
23
24      ; SHORTRIGHTSHIFT :
25      CC053    7777717770126221 SHRT: ALU ACC,SHAD,PAS,A ; IFRH := IFRH // 2; SIGNSHIFT;
26      CC054    7777717170C26221 BUSALU DCDF,BUSDF,Y,A00,NLOAD,PAS,A ; Y-OUT := IFRH;
27      CC055    6713717677060051 ALUJMP FDUD,JMP,BUSDF,RESET,B03,LOADA,ADD ; IEX := IEX + 1; GOTO FDUD;

```

100111

FILL 57
 01 CC0001 .LIST 1
 02 CC0215 .LOC 215 ; MAP ADDRESS 57
 03
 04
 05
 06
 07
 08
 09 CC0057 7777707671C70371 INIT: BUSALU DODF,FRACT,RESET,D00,LOADA,LOADF
 10 CC0060 0016513775530373 EXEC NEXT0,NALU0,READY,EXP,DESDF,MULDF,D22,SHAD,LOADI ; LOAD BLOCKFL EXP;
 11 ; IF MODUS(C) == 0 THEN GOTO NEXT0;
 12 ; UNCONDITIONALLY ZEROSET OF AR
 13 CC0061 1473717776665051 ARZ0: ALLJMP,ARZ1,JMP,BUSDF,DESDF,A33,LOADA,CLEAR ; AFRT := 0; GOTO ARZ1;
 14 ;
 15 ; IF --, EXPOVERFLOW THEN ZEROSET AR
 16 CC0062 0156717776665051 ARZ: ALUJMP,EXCEP,NALU0,BUSDF,DESDF,A33,LOADA,CLEAR ; AFRT := 0;
 17 ; IF EXP-OVERFLOW GOTO EXCEP;
 18 CC0063 4017517773320372 ARZ1: IEXEC K2048,READY,BUSDF,DESDF,MULDF,B11,SHAD,LOADI ; AEX := -2048;
 19 CC0064 0033717774465051 ALUJMP NEXT,JMP,BUSDF,DESDF,A22,LOADA,CLEAR ; AFRH := 0; GOTO NEXT
 20 ;
 21 ; NEGATIVE DIVISOR INPUT :
 22 CC0065 7777717170C35221 NEGDI: BUSALU DODF,BUSDF,Y,CC0,NLOAD,NEG.A ; Y := -DIVISOR;
 23 CC0066 2036617072265051 EXEC FDC,NALU0,IVT,BUSDF,X,MULDF,A11,LOADA,CLEAR ; X:=R(Y(0:11)); IFRH:=0;
 24 ; IF -DIVISOR>0 THEN GOTO FDO;
 25 CC0067 7777717771126221 ALU B00,SHAD,PAS.A ; IEX := IEX // 2;
 26 CC0070 6533717771C65221 ALUJMP TELFC,JMP,BUSDF,DESDF,B00,LOADA,NEG.A ; IEX := - IEX;
 27 ;
 28 ; NEGATIVE DIVISOR RESULT :
 29 CC0071 7777717770C65101 NEGDR: ALU A00,LOADA,NEG.Q ; IFRH := -Q;
 30 CC0072 6573317770C26221 ALUJMP TELFL,ALU10,BUSDF,DESDF,A00,NLOAD,PAS.A ; IF NORMALIZED GOTO TEST BLFL
 31 CC0073 7777717777C63051 ALU B03,LOADA,ISUB ; IEX := IEX - 1;
 32 CC0074 7777717770C60051 ALU A00,LOADA,ADD ; IFRH := IFRH * 2;
 33 CC0075 6457317770C6221 ALUJMP SNRMC,NALU10,BUSDF,DESDF,A00,LOADQ,PAS.A ; IF -,NORMALIZED GOTO SNRMC;
 34 CC0076 661371777770051 ALUJMP TBLF1,JMP,BUSDF,DESDF,D33,SHAU,ADD ; WRKMODUS SHIFT 2; GOTO TBLF1;

```

!0012 DPU
01      FILL 77
02 CC0001 .LIST 1
03 CC0275 .LOC 275 ; MAP ADDRESS 77
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
17 CC077 77777707170070371 INV: BUSALU DODF,FRAC,Y,C00,LOADA,LOADF ; Y := MRF := DIVISOR;
18
19
20 CC100 1532613071C60373 EXEC NEGDI,ALU0,IVT,EXP,X,MULDF,B00,LOADA,LOADI ; IEX:=DIVEXP; X:=R(Y(0:11));
21
22 CC101 4C17717772260372 FD0: IMID K2048,DESDF,A11,LOADA,LOADI ; IFRT := 1B0;
23
24
25
26
27
28 CC102 4C17717662330372 IEXEC K2C48,DODF,BUSDF,RESET,X1,C11,SHAD,LOADI ; MULT:=R(8:15)*Y; H1:=11000;
29 CC103 7777715772336221 BUSALU DODF,NACC,DESDF,C11,SHAD,PAS-A ; MULT:=R(0:7)*Y; H1:=11100; SUM:=MULT;
30 CC104 7777735772336221 BUSALU DODF,ACC,DESDF,C11,SHAD,PAS-A ; SUM :=MULT+SUM; H1:=11110=..;
31 CC105 7777756774570377 BUSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := (SUM(36:47) EXTRACT 8)*2;
32 CC106 7777757774230051 BUSALU INM,BUSDF,DESDF,C12,NLOAD,ADD ; ALU0 := -, CARRY;
33 CC107 2232755770160371 EXEC FD1,ALUC,INM,SUM,DESDF,MULDF,A00,SHAU,LOADF ; IFRH := SUM(1:39);
34
35 CC110 7777717770061221 ALU A00,LOADA,INC,R ; IFRH := IFRH + CARRY;
36
37 CC111 77777172165051 FD1: BUSALU DODF,BUSDF,Y,AC1,SHAU,SUB ; Y := 1B0 - IFRH; IFRH := (-2 * IFRH);
38
39
40 CC112 7777717761126221 EXEC JMPDF,NJMP,DODF,BUSDF,DESDF,X1,B00,SHAD,PAS,A ; IEX:=IEX/2; MULT:=R(8:15)*Y;
41 CC113 7777715771C65221 BUSALU DODF,NACC,DESDF,B00,LOADA,NEG,A ; IEX:=IEX; MULT:=R(0:7)*Y; SUM:=MULT;
42 CC114 7777735070C25221 BUSALU DODF,ACC,X,AC0,NLOAD,NEG,A ; SUM := MULT + SUM; X := -IFRH;
43 CC115 7777756774570377 BUSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := (SUM(36:47) EXTRACT 8)*2;
44 CC116 5713757774230051 EXEC INV1,JMP,INM,BUSDF,DESDF,MULDF,C12,NLOAD,ADD ; ALU0:=--,CARRY; GOTO INV1;
45

```

FILL 117
 CC0001 .LIST 1
 CC0355 .LOC 355 ; MAP ADDRESS 117

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

; STR
; AFR AND AEX IS UNCHANGED !!!!!!
; INPUT      FUNCTION      OUTPUT
; FRAC(0:11) = 0   DOUBLESTORE Y=OUT = TAILPART EXP0 = HEAD_EXPO
; FRAC(C:35) = DOUBLE ROUNDCONSTANT 1B31 Y=OUT = HEADPART EXP0 = HEAD_EXPO
; FRAC(0:11) = -1  SINGLE STORE Y=OUT = HEADPART 35 BIT ROUNDED
; FRAC(12:35) = 0   EXP0 = HEAD_EXPO

; STR: ALU B01,LOADA,PAS.A ; IEX := AEX;
; CC117 7777717773C66221
; CC120 0057717677720372 IMID,K1,RESET,B33,SHAD,LOADI ; DIA := (1B11) SHIFT (-1)
; CC121 7777717776426051 ALU A23,NLOAD,OR ; ALU := AFR;
; CC122 3330307772320371 ALUJMP STZMK,ZERO,FRAC,DESDF,A11,SHAD,LOADF ; IF ZERO GOTO STORE ZEROMARK;
; CC123 2534317777770051 ALUJMP STR6,NZERO,BUSDF,DESDF,D33,SHAU,ADD ; WRKMODUS := WRKMODUS SHIFT 2;
; CC124 7152717775416221 ALUJMP BLST1,ALU0,BUSDF,DESDF,D22,LOADQ,PAS.A ; Q := RL_EXP;
; CC125 7777717774C66221 STR6: ALL AC2,LOADA,PAS.A ; IFRH := AFRH;
; CC126 26533177766C66221 ALUJMP STR2,ALU10,BUSDF,DESDF,A33,LOADQ,PAS.A ; Q := AFRT;
; CC127 7777717770146221 STR1: ALL ACC,LSHAU,PAS.A ; SHIFTLEFT IFR
; CC130 7777717770C26221 ALU A00,NLOAD,PAS.A ; TEST NORMALIZED
; CC131 2577317777C63051 ALUJMP STR1,NALU10,BUSDF,DESDF,R03,LOADA,ISUB ; IEX := IEX -1;
; CC132 7777717772226221 STR2: ALL A11,NLOAD,PAS.A ; ALU := IFRT <* DOUBLE/SINGLE *>
; CC133 6630317770115051 ALUJMP SRND,ZERO,BUSDF,DESDF,C00,LSHAD,CLEAR ; Q := 0 CON Q SHIFT (-1);
; CC134 7777717772360001 ALU A11,SHAU,ADDQA ; IFRT := (Q + ROUND) * 2;

```

I0014 DPU

```

01 CC135 27767177722C6221 ; TEST CARRY
02 CC136 7777717570061221 ; ALUJMP STR3,NALU0,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRT;
03 CC137 7055317770026221 ; BUSALU DODF,BUSDF,OVR,A00,LOADA,INC-R ; IFRH := IFRH + CARRY;
04 CC138 71173177710C26221 ; STR3: ALUJMP DRGT,OVR? ,BUSDF,DESDF,A00,NLOAD,PAS.A ; IF OVERFLOW GOTO DRGT;
05 CC139 0270317270C25051 ; ALUJMP DLFT,NALU10,BUSDF,DESDF,B00,NLOAD,PAS.A ; IF NOT-NORMALIZED GOTO DLFT;
06 CC140 0673317271C20051 ; STR4: ALUJMP,DEOVF,ALU10,BUSDF,EXPO,B00,NLOAD,ADD ; OUTEXPO := IEX * 2;
07 CC141 ; IF EXP_OVF GOTOE0VF;

08
09 ; SET TAILPART
10 CC142 77777177701C6221 ; ALU A00,LSHAD,PAS.A ; TAILPART := IFRH(36:39)
11 CC143 7777717770106221 ; ALU A00,LSHAD,PAS.A ; CON IFRT(0:35);
12 CC144 7777717770106221 ; ALU A00,LSHAD,PAS.A ; IFRH := IFRH SHIFT (-4);
13 CC145 77777177701C6221 ; ALU A00,LSHAD,PAS.A ;
14 CC146 77777177723C5051 ; ALU A11,LSHAD,CLEAR ; TAILPART := 0 CON TAILPART SHIFT (-1);
15 CC147 777751717236101 ; BUSALU READY,BUSDF,Y,C11,NLOAD,PAS.Q ; Y_OUT := Q;
16
17 ; SET HEADPART
18 CC150 77777177701C60051 ; ALU A00,SHAU,ADD ;
19 CC151 77777177701C60051 ; HEADPART := IFRH SHIFT 4;
20 CC152 3256117770C35051 ; ALU A00,SHAU,ADD ; HEADPART := IFRH SHIFT 4;
21 CC153 7777717670C35051 ; STRW: EXEC STRW,NSTART,READY,BUSDF,DESDF,MULDF,C00,NLOAD,CLEAR ; WAIT
22 CC154 0033517170C26221 ; BUSALU DCDF,BUSDF,RESET,C00,NLOAD,CLEAR ; RESET
23 ; EXEC NEXT,JMP,READY,BUSDF,Y,MULDF,A00,NLOAD,PAS.A ; Y_OUT := HEADPART; GOTO NEXT;

24 ; STORE ZERO MARK
25 STZMK: ALUJMP STRZ,ZERO,BUSDF,EXPO,A00,NLOAD,CLEAR ; EXP_OUT := 0;
26 ; IF SINGLE STORE GOTO STRZ;
27 STZM1: EXEC NEXT,JMP,READY,BUSDF,Y,MULDF,D11,NLOAD,NEG.A ; Y_OUT := -74;
28 CC156 0C33517173235221 ; GOTO NEXT
29

```

!OC15

```

01      CC0001   .LIST 1          FILL 157
02      CC0515   .LOC 515       ; MAP ADDRESS 157
03
04
05      CC157    7777707170070371 ; SHORT LOAD (LOAD MULTIPLIKATOR)
06      CC160    3433513775520373 SL: BUSALU DODF,FRAC,Y,C00,LOADA,LOADDF; LOAD MRF;
07
08
09      CC161    3436107072270371 ; EXEC MA, JMP,READY,EXP,DESDF,MULDF,B22,SHAD,LOADI; LOAD MRE
10
11      CC162    7777713671120373 ; MULTIPLY AND ADD/SUB
12      CC163    7777717735C60051 ; INPUT   FRAC(0:35),EXP(36:47) TIL REG A0, B0
13      CC164    0073315771466221 ; MULTIPLICATOR FRAC(0:35),EXP(36:47) I REG C0, B2
14
15      CC165    7777735773463051 ; ZERO MULTIPLICATION MUST BE AVOIDED BY TEST IN GPU
16
17      CC166    777775675670377 ; PRODUCT AO CON A1 = CC * AC
18      CC167    7777735770C25051 ; EXP PRODUCT   BO = BC + B2
19
20      CC168    7777756764570377 ; A0 IS NORMALIZED
21      CC169    777773577230051 ; A1 IS PLACED LEFT
22
23      CC170    7777756772360373 ; EXPONENTS ARE HALF THE USUAL SIZE I.E. (0:12)
24
25      CC171    777773577230051 ; MA: EXEC MA, MSTART,READY,FRAC,X,MULDF,C11,LOADA,LOADDF; X := H1 := FRAC
26
27      CC172    4250356762370377 ; IF EXP_OVERFLOW GOTO EXCEPTION
28
29      CC173    7777757071C26221 ; RTN: BUSALU DODF,ACC,DESDF,R21,LOADA,ISUB ; MRE:=MRE-AEX; SUM:=SUM+MULT;
30      CC174    7777735176630051 ; EXEC JMPDF,NJMP,RESET,B00,SHAD,LOADI; IEX := EXP // 2
31      CC175    7777756772360373 ; MA1: EXEC JMPDF,NJMP,DODF,BUSDF,DESDF,X4*B02,LOADA,ADD; IEX:=IEX+MRE; MULT:=X4*Y;
32      CC176    7777755770160371 ; EXEC JMPDF,NJMP,INT,DESDF,X1,C22,SHAU,LOADE; H2:=SUM(X1*Y); MULT:=X3*Y; SUM:=MULT;
33
34      CC177    777773577230051 ; TEST FRAC == -1 <*FLOATING NOTATION*> IF FRAC SHIFT 1 == 0 THEN GOTO NEGMR;
35      CC178    777773577230051 ; EXEC NEGR,ZERO,INM,INT,DESDF,X1,C11,SHAU,LOADE; H1:=SUM(40:47)*2; MULT:=X1*Y;
36      CC179    777773577230051 ; BUSALU INM,BUSDF,X,D00,NLOAD,PAS,A; MULT := X0 * Y; X := 1B16;
37      CC180    777773577230051 ; BUSALU INM,BUSDF,X,DODF,ACC,Y,C33,NLOAD,ADD; SUM := SUM + MULT; Y := H3 * 2;
38      CC181    777773577230051 ; BUSALU INM,INT,DESDF,A11,SHAU,LOADI; IFRT:= SUM(36:47)*2;
39      CC182    777773577230051 ; IFRH(0:39) := SUM(1:39) * 2;
40
41

```

10016 DPU

```

01 ; REARRANGING PRODUCT :
02 ; A0 := AO(1:39) CON A1(3);
03 ; A1 := A1(4:10) CON H1(3:10) CON H2(3:10) CON H3(3:10);
04 CC177 7777717154430051 EXEC JMPDF,NJMP,DODF,BUSDF,Y,X2,C22,NLOAD,ADD ; Y := H2*2; MULT := X2 * H3;
05 CC200 7777715152230051 EXEC JMPDF,NJMP,DODF,NACC,Y,X2,C11,NLOAD,ADD ; Y := H1*2; MULT := X2*H2; SUM := MULT;
06 CC201 7777735152220051 EXEC JMPDF,NJMP,DODF,ACC,Y,X2,A11,NLOAD,ADD ; Y := IFRT*2; MULT := X2 * H1;
07
08 CC202 7777735755766221 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X2,B32,SHAU,PAS.A ; MULT := X2*IFRT
09 ; SUM := SUM + MULT; DIA := 2 * MRE;
10 CC203 7777735777637777 MULT ACC,MULDF ; SUM := SUM + MULT;
11 CC204 7777715772360371 BUSALU DCDF,SUM,DESDF,A11,SHAU,LOADF ; IFRT(0:33) := SUM(1:34);
12 CC205 7777717772366221 ALU A11,SHAU,PAS.A ; IFRT(0:32) := SUM(2:34);
13 CC206 7777717772360051 ALU A11,SHAU,ADD ; IFRT(0:30) := SUM(4:34);
14 CC207 4416717775406221 ALUJMP FA0,NALUO,BUSDF,DESDF,B22,LOADQ,PAS.A ; Q := MRE ; IF NO_CARRY GOTO FAC;
15 CC210 7777717770061221 ALU A00,LOADA,INC.R ; IFRH := IFRH + 1;
16 CC211 44137177754C6221 ALUJMP FA0,JMP,BUSDF,DESDF,B22,LOADQ,PAS.A ; Q := MRE; GOTO FAC;
17
18 ; PRODUCT UNNORMALIZED : 1 < ABS(IFR) <= 2**(-2) , NEED ONE LSHIFT IN
19 ; 38.6 PCT OF ALL CASES
20
21
22 ; MULT BY FRAC = -1; DIA AND IEX HAS BEEN CALCULATED;
23 CC212 7777717770016221 NEGMR: ALU C00,LOADQ,PAS.A ; Q := MRF
24 CC213 7777717770066101 ALU A00,LOADA,PAS.Q ; IFRH := MRF
25 CC214 4C1771777673260 IMID K2C48,DESDF,D33,LOADA,SUB.E ; CHANGE SIGN IN WRKMODUS
26 CC215 7777717772265051 ALU A11,LOADA,CLEAR ; IFRT := 0;
27 CC216 7777717773CC3051 FA00: ALU BC1,LOADQ,ISUB ; Q := IEX - AEX;
28 CC217 477031777766101 ALUJMP FA10C,ZERO,BUSDF,DESDF,B33,SHAU,PAS.O ; DIA := Q*2; IF ZERO GOTO FA10C;
29

```

10017

ALIGNMENT

```

01      ; ALIGNMENT
02
03      ; INPUT :   IFR    A0A1(0:71)
04      ; -       AFR    A2A3(0:71)
05
06 CC220 4536717773230001 FA0: ALUJMP FA101,NALU0,BUSDF,DESDF,D11,NLOAD,ADDQA ; ALU := DIA + 74;
07      ; IF DIA >= 0 THEN GOTO FA101;
08      ; IF NEG GOTO NEXT;
09 CC221 00327177722C6221 ALUJMP NEXT,ALU0,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRT; IF NEG GOTO NEXT;
10
11 CC222 7777717777620623 ALU B33,NLOAD,INC.A ; ALC := DIA + 1
12      ; ALU B33,NLOAD,INC.A ; ALC := DIA + 1
13 CC223 4707177701C6221 FA7: ALUJMP FA7,NCZERO,BUSDF,DESDF,A00,LSHAD,PAS.A ; SHIFT IFR RIGHT UNTIL ALC = 0
14 CC224 5C13717776726221 FA102: ALUJMP FA105,JMP,BUSDF,DESDF,A33,SHAD,PAS.A ; GOTO FA105; AFRT:=AFRT/2;
15
16 CC225 7777717777626101 FA101: ALU B33,NLOAD,PAS.Q ; ALU := Q;
17 CC226 4770317771266221 ALUJMP FA100,ZERO,BUSDF,DESDF,B10,LOADA,PAS.A ; IF Q=0 GOTO FA100; AEX := IEX
18
19 CC227 7777717773235001 ALU D11,NLOAD,SUBAQ ; 74 = DIA (SYMMETRY IN ALIGNMENT)
20 CC230 47327177766C6221 ALUJMP FA2,ALU0,BUSDF,DESDF,A33,LOADQ,PAS.A ; IF IEX >> AEX GOTO FA2 Q := AFRT;
21      ; IEX > AEX, BUT NOT MUCH
22 CC231 7777717777665221 ALU B33,LOADA,NEG.A
23 CC232 7777717777620623 ALU B33,NLOAD,INC.A ; ALC := - DIA + 1
24 CC233 46707177745C6221 FA5: ALUJMP FA5,NCZERO,BUSDF,DESDF,A22,LSHAD,PAS.A ; SHIFT AFR RIGHT UNTIL ALC = 0
25 CC234 477371777666101 ALUJMP FA10C,JMP,BUSDF,DESDF,A33,LOADA,PAS.Q ; AFRT := Q GOTO +/- ADD
26 CC235 777771777665051 FA2: ALU A33,LOADA,CLEAR ; AFR := 0
27 .C222 .773717774465051 ALUJMP FA10C,JMP,BUSDF,DESDF,A22,LOADA,CLEAR ; - -

```

01
 02 ; ADD / SUB
 03
 04 ; CLAIM : OVERFLOWA = 0 AND Q = AFRT
 05 ; INPUT FRACTIONS AFR (A2A3) AND IFR (AOA1) ARE ALIGNED AND IN COMPACKED NOTATION
 06 ; INPUT EXPONENT WITH ONLY ONE SIGN.
 07 ; INPUT EXPONENT AEX (B1)
 08
 09
 10
 11 ; OUTPUT FRACTION AFR (A2A3) = AFR +/- IFR IS NORMALIZED AND ROUNDED
 12 ; OUTPUT EXPONENT AEX (B1) IS ADJUSTED ACCORDINGLY
 13
 14 ; SHIFT TAILPART ONE TO THE RIGHT
 15 CC2237 45137177722C62221 FA100: ALUJMP FA102,JMP,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRT; GOTO FA102;
 16 CC2240 50567177711C5051 FA105: ALUJMP FA110,NALU0,BUSDF,DESDF,B00,LSHAD,CLEAR ; IEX := 0;
 17
 18 CC2241 4017717776663260 IMID K2C48,DESDF,A33,LOADA,SUB.E ; AFRT(0) := 0;
 19
 20 ; DECIDE + OR - ON MODUS, WHICH IS SHIFTED ONCE UNTIL NOW
 21 ; MODUS(1) = 0 GIVE ADD
 22 ; MODUS(1) = 1 GIVE SUB
 23 CC2242 7777717777762221 FA110: ALU D33,SHAU,PAS.A ; WRKMODUS := WRKMODUS * 2;
 24 CC2243 553271777120623 ALUJMP FS,ALU0,BUSDF,DESDF,BC0,SHAD,INC.A ; IEX := 1811 SHIFT (-1);
 25
 26 ; ADD:
 27 CC2244 77777177760001 ALU A33,SHAU,ADDQA ; AFRT := (AFRT+IFRT) * 2;
 28 CC2245 51727177763777 JUMP FA111,ALU0 ; IF CARRY THEN GOTO FA111;
 29 CC2246 5213717570460051 ALUJMP FA112,JMP,BUSDF,OVRA,A20,LOADA,ADD ; AFRH := AFRH+IFRH; GOTO FA112;
 30 CC2247 7777717570461051 FA111: BUSALU,DODF,BUSDF,OVRA,A20,LOADA,ADD1 ; AFRH := AFRH+IFRH+1;
 31
 32 ; TEST OVERFLOW= IF OVERFLOW THEN GOTO SHIFT RIGHT AND INCREASE EXP;
 33 CC2250 5635317776426051 FA112: ALUJMP FA116,OVR?,BUSDF,DESDF,A23,NLOAD,OR ; AFRH OR AFRT; IF OVR GOTO FA116;
 34 CC2251 14303177776221 FA113: ALUJMP ARZ0,ZERO,BUSDF,DESDF,D33,SHAU,PAS.A ; WRKMODUS SHIFT 1;
 35 ; IF AFR = 0 GOTO SETZERO;
 36
 37 ; DECIDE BLOCKFLOATING OR NOT ON MODUS, WHICH IS SHIFTED TWICE UNTIL NOW
 38 ; MODUS(2) = 0 GIVE NORMALIZATION
 39 ; MODUS(2) = 1 GIVE BLOCKFLOATING (I.E. GOTO FA118)
 40 CC2252 5332717773226221 ALU A22,NLOAD,PAS.A ; ALU := AFRH;
 41 CC2253 777771777426221 ALU A22,NLOAD,PAS.A ; ALU := AFRH;

10019

```

01
02 ; IF NOT NORMALIZED THEN GOTO NORMALIZE ELSE
03 ; IF NOT-EXPOVERFLOW THEN GOTO NEXT ELSE GOTO ZZERO;
04 CC254 537731773226221 ALUJMP FA114,NALU10,BUSDF,DESDF,B11,NLOAD,PAS.A; ALU := AEX; TEST-NORMALIZED;
05 CC255 003731773226221 FA118: ALUJMP NEXT,NALU10,BUSDF,DESDF,B11,NLOAD,PAS.A; ALU:=AEX; TEST EXPOVERFLOW
06 CC256 145371773226221 ALUJMP ARZ,JMP,BUSDF,DESDF,B11,NLOAD,PAS.A; GOTO ARZ; ALU := AEX;
07 ;
08 ; NORMALIZE
09 CC257 77777177766C6221 FA114: ALU A33,LOADQ,PAS.A; Q := AFRT;
10 CC260 7777717774546221 FA115: ALU A22,LSHAU,PAS.A; AFRQ := AFRQ SHIFT 1
11 CC261 7777717774426221 ALU A22,LOAD,PAS.A; ALU := AFRH
12 CC262 5417317771263051 ALUJMP FA115,NALU10,BUSDF,DESDF,B10,LOADA,ISUB; AEX := AEX - 1;
13 CC263 003731777666101 FA117: ALUJMP NEXT,NALU10,BUSDF,DESDF,A33,LOADA,PAS.Q; AFRT := Q;
14 CC264 1453717773226221 ALUJMP ARZ,JMP,BUSDF,DESDF,B11,NLOAD,PAS.A; ALU := AEX;
15 ;
16 ; TEST EXP OVF OR UNDERFLOW
17 ; TEST EXP OVF OR UNDERFLOW
18 CC265 7777717776765001 FS: ALU A33,SHAU,SUBAQ; AFRT := (AFRT - Q) * 2;
19 ;
20 ; SUB:
21 CC266 5616717777637777 JUMP FS1,NALU0; IF CARRY THEN GOTO FS1;
22 CC267 521371757C462051 ALUJMP FA112,JMP,BUSDF,OVR4,F20,LOADA,ISUB1; AFRH := AFRH-IFRH-1; GOT0 FA112;
23 CC270 5213717570463051 FS1: ALUJMP FA112,JMP,BUSDF,OVR4,A20,LOADA,ISUB; AFRH := AFRH-IFRH; GOT0 FA112;
24 CC271 7777717776662221 FA116: ALU A33,LOADQ,PAS.A; Q := AFRT;
25 CC272 7777717774506221 ALU A22,LSHAD,PAS.A; AFRHQ := -,AFRH(0) CON AFRHQ SHIFT (-1)
26 CC273 5473717671260051 FA117,JMP,BUSDF,RESET,B10,LOADA,ADD; AEX := AEX + 1; GOT0 FA117;
27

```

01 ; INV CONTINUED

02 ; *****

03 CC274 5752755770160371 INV1: EXEC FD2,ALU0,INM,SUM,DESDF,MULDF,A00,SHAU,LOADF ; IFRH := SUM(1:39)*2;

04 CC275 7777717770061221 ALU A00,LOADA,INC,R ; IFRH := IFNARRY THEN GOTO FD2;

05 CC276 7777717737637777 ; THIRD PRODUCT : A2 = (2*A1) * M0; 0.5-2**(-20) < A2 <= 0.5;

06 CC277 7777715777637777 FD2: MULT BUSDF,X4 ; MULT := X4*Y;

07 CC278 7777735757637777 MULT NACC,MULDF ; MULT := X3*Y; SUM := MULT;

08 CC279 7777735767637777 MULT ACC,X2 ; MULT := X2*Y; SUM := MULT + SUM;

09 CC280 7777735767637777 MULT ACC,X1 ; MULT := X1*Y; SUM := MULT + SUM;

10 CC281 7777735777637777 MULT ACC,MULDF ; MULT := X0*Y; SUM := MULT + SUM;

11 CC282 7777735777637777 MULT ACC,MULDF ; MULT := X0*Y; SUM := MULT + SUM;

12 CC283 7777735070026221 BUSALU DCDF,ACC,X,A00,LOADF,PAS,A ; SUM := MULT + SUM; X := B2;

13 CC284 7777756774570377 BUSALU INM,INT,DESDF,C22,SHAU,LOADE ; H2 := E.T.C.

14 CC285 7777757774230051 BUSALU INM,BUSDF,DESDF,C12,LOAD,ADD ;

15 CC286 6212755770160371 EXEC FD3,ALU0,INM,SUM,DESDF,MULDF,A00,SHAU,LOADF ;

16 CC287 7777717770061221 ALU A00,LOADA,INC,R ;

17 CC288 7777717172C25051 FD3: BUSALU DODF,BUSDF,Y,A01,NLOAD,SUB ; M1 := 1B0 - A2;

18 CC289 7777717770061221 ; M1 = 1 - A2; 0.5 <= M1 < 0.5+2**(-20)

19 CC290 7777717770061221 ; FOURTH PRODUCT : B3 = B2 * M1 = 1/8 < B3 < 1/4+2**(-12)+2**(-21)-2**(-41)

20 CC291 7777715777637777 EXEC JMPDF,NJMP,DODF,BUSDF,DESDF,X4,A11,LOADA,CLEAR ; MULT := X4*Y; IFRT := C;

21 CC292 7777735757665051 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X2,B33,LOADA,CLEAR ; MULT := X3*Y; SUM := MULT;

22 CC293 7777735757665051 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X1,B33,LOADA,INC,A ; MULT := X1*Y; SUM := MULT+SUM; DIA := 0;

23 CC294 777773576760623 EXEC JMPDF,NJMP,DODF,ACC,DESDF,X2,B33,LOADA,INC,A ; MULT := X1*Y; SUM := MULT+SUM; DIA := 2;

24 CC295 777773577760051 BUSALU DCDF,ACC,DESDF,B03,LOADA,ADD ; MULT := X0*Y; SUM := MULT+SUM; IEX := IEX+2;

25 CC296 77777357776221 BUSALU DCDF,ACC,DESDF,B33,SHAD,PAS,A ; SUM := MULT + SUM; DIA := DIA/2;

26 CC297 7777755770160371 BUSALU INM,SUM,DESDF,A00,SHAU,LOADF ; IFRH := SUM;

27 CC298 7777757770061221 BUSALU INM,BUSDF,DESDF,C00,NLOAD,PAS,A ; TEST NEGATIVE DIVISOR;

28 CC299 7777757770061221 EXEC CARRY,ALU0,INM,BUSDF,DESDF,MULDF,A00,LOADQ,ADD ; Q := 1/DIVISOR;

29 CC300 6752757770051 SNRMO: ALUJMP SRNDO,ALU10,BUSDF,DESDF,A00,SHAU,PAS,Q ; IF NORMALIZED GOTO SHORTROUND;

30 CC301 6513317770166101

10021

```

J1                                ; NORMALIZE IFRH. ONLY ONE SHIFT IS NEEDED !!! AND WAS DONE IN LAST MICRO
J2      CC323 6573717777CC63051    ; ALUJMP,TBLFL,JMP,BUSDF,DESDF,B03,LOADA,ISUB; IEX := IEX -1
J3
J4
J5      ; RESET NRF WHEN NO NORMALIZATIONSHIFTS
J6      CC324 6573717770C66101    SRNDO: ALUJMP TBLFL,JMP,BUSDF,DESDF,A00,LOADA,PAS.Q; IFRH := Q; GOTO BLFL;
J7
J8      CC325 005771777720372    TBLFO: INID K1,DESDF,B33,SHAD,LOADI ; DIA := 1;
J9      CC326 4017717770C60372    IMID K2C48,DESDF,A00,LOADA,LOADI ; A00 := 1B0;
J10
J11      ; TEST BLOCKFLOATING MODE
J12      CC327 777771777770051    TBLFL: ALU D33,SHAU,ADD ; ALU := MUDUS(2); WRKMODUS := WRKMODUS SHIFT 2;
J13      CC330 7212717775416221    TBLF1: ALUJMP BLSTR,ALU0,BUSDF,DESDF,D22,LOADQ,PAS.A; Q := BL_EXP;
J14
J15      ; IF BLOCKFL GOTO BLSTR;
J16
J17      CC331 0C3771757C060260    SRND: INID,K36,OVR4,A00,LOADA,ADD.E; IFRH := IFRH + 1B36;
J18      CC332 1275317170C26221    ALUJMP SHRT,CVR2,BUSDF,Y,A00,NLOAD,PAS.A; Y := IFRH; IF OVERFLOW GOTO SHRT;
J19      CC333 1237317771C26221    ALUJMP SHLF,NALU10,BUSDF,DESDF,B00,NLOAD,PAS.A; IF ALU0 = ALU1 GOTO SHLF;
J20      CC334 023331777CC25C51    FDUD: ALUJMP,E0VF,ALU10,BUSDF,DESDF,A00,NLOAD,CLEAR; IF EXP0OVERFLOW GOTO EOF;
J21      CC335 0033517271C20051    EXEC NEXT,JMP,READY,BUSDF,EXPO,MULDF,B00,NLOAD,ADD; EXP0_OUT := 2 * IEX;
J22
J23      ; CARRY BY NEG DIVISOR
J24      CC336 777775677457C377    CARRY: ELSALU INM,INT,DESDF,C22,SHAU,LOADA; H2 := E.T.C.
J25      CC337 7777717774230051    ALU C12,NLOAD,ADD; CARRY
J26      CC340 1632717770C61221    ALUJMP NEGDR,BUSDF,DESDF,A00,LOADA,INC.R; IF NOCARRY GOTO NEGDR;
J27
J28      CC341 16333717770CC0051    ALUJMP NEGDR,JMP,BUSDF,DESDF,A00,LOADQ,ADD; Q := 1/DIVISOR; GOTO NEGDR;

```

!0022 DPU

01 ; STR SUBROUTINE

02 ;

03 ; ***

04 ; DOUBLE RIGHTSHIFT WHEN OVERFLOW IN IFRH

05 DRGT: ALU ACC,LSHAD,PAS.A;

06 ALUJMP STR4,JMP,BUSDF,RESET,BO3,LOADA,ADD ; IEX := IEX + 1; GOTO STR4;

07 ;

08 ; DOUBLE LEFTSHIFT WHEN UNNORMALIZED

09 DLFT: ALU ACC,LSHAD,PAS.A;

10 ALUJMP STR4,JMP,BUSDF,DESDF,BO3,LOADA,ISUB ; IEX := IEX -1; GOTO STR4;

11 ;

12 ; BLOCKFLOATING STR

13 ; *****

14 CC346 7777717774066221 BLST1: ALU A02,LOADA,PAS.A ; IFRH := AFRH;

15 CC347 7777717776266221 ALU A13,LOADA,PAS.A ; IFRT := AFRT;

16 CC350 7777717775466101 BLSTR: ALU B22,LOADA,PAS.Q ; MRE := BL_EXP;

17 CC351 7777717775C23051 ALU B02,ALOAD,ISUB ; ALU := IEX - BL_EXP;

18 CC352 77167177722C6221 ALUJMP BLBIG,NALUO,BUSDF,DESDF,A11,LOADQ,PAS.A ; Q := IFRT;

19 ; IF EXP >= BL_EXP GOTO BLBIG

20 ;

21 CC353 7777717777C60051 BLNRM: ALU BC3,LOADA,ADD ; REPEAT :

22 IEX := IEX + 1;

23 CC354 7777717775C23051 ALU B02,ALOAD,ISUB ; ALU := IEX - BL_EXP;

24 CC355 72743177701C6221 ALUJMP BLNRN,NZERO,BUSDF,DESDF,A00,LSHAD,PAS.A ; SHIFTRIGHT AFRHQ; UNTIL IEX=BLEXP;

25 ;

26 ; ROUND

27 CC356 0C37717570C60260 BLRND: INID K36,OVR4,A00,LOADA,ADD,E ; IFRH := IFRH + 1B36;

28 ;

29 ; CLEAR LAST FOUR BITS

30 CC357 7777717770126221 ALU A00,SHAD,PAS.A ;

31 CC360 7777717770126221 ALU A00,SHAD,PAS.A ; IFRH := IFRH SHIFT (-4);

32 CC361 7777717770126221 ALU A00,SHAD,PAS.A ;

33 CC362 7777717770126221 ALU A00,SHAD,PAS.A ;

34 CC363 7575317770160051 ALUJMP PLRH,OVR?,BUSDF,DESDF,A00,SHAU,ADD ;

35 CC364 0270317770160051 ALUJMP STRZ,ZERO,BUSDF,DESDF,A00,SHAU,ADD ; IF ZERO GOTO STRZ;

36 CC365 7777517170C26221 BUSALU READY,BUSDF,Y,A00,NLOAD,PAS.A ; Y_OUT := IFRH;

37 CC366 0C33517271C20051 STR7: EXEC NEXT,JMP,READY,BUSDF,EXPO,MULDF,B00,NLOAD,ADD ; E_OUT:=IEX; GOTO NEXT;

```

!0C23 DPU
01 ;
02 ; BLOCKRIGHT ; IFRH := ALL ACC,SHAU,PAS.A ; IFRH SHIFT 1;
03 CC367 7777717770166221 BLRH: ALL ACC,SHAU,PAS.A ; IFRH := IFRH SHIFT 1;
04 CC370 C276717677C60051 ALUJMP STRZ,ALU0,BUSDF,RESET,B03,LOADA,ADD; IEX := IEX + 1;
05 ; IF ALU(CC) = 0 THEN GOTO STRZ;
06 CC371 7553517170C26221 EXEC STR7,JMP,READY,BUSDF,Y,MULDF,A00,NLOAD,PAS.A ; Y := IFRH; GOTO STR7;
07 ;
08 ; BLOCK EXP BIG
09 CC372 7777717770C26221 BLBGO: ALU A00,NLOAD,PAS.A ; ALU := IFRH;
10 CC373 7353317777C63051 ALUJMP BLRND,ALU10,BUSDF,DESDF,B03,LOADA,ISUB ; IEX := IEX - 1;
11 ; IF NORMALIZED GOTO BLRND;
12 CC374 7777717775C23051 BLBIG: ALU BC2,NLOAD,ISUB ; ALU := IEX - BL_EXP;
13 CC375 7350317772235051 ALUJMP BLRND,ZERO,BUSDF,DESDF,C11,NLOAD,CLEAR ; IF IEX = BL_EXP GOTO BLRND;
14 CC376 7653717770146221 ALUJMP BLBGC,JMP,BUSDF,DESDF,A00,LSHAU,PAS.A ; SHIFTLEFT IFRHQ; GOTO BLBGO;
15 ;
16
17 FILL .400
18 CC0001 .LIST 1
19
20 .END
21 00CC SCURCE LINES IN ERROR

```

