| 99 0 00774 |
|------------------------------------|
| September 1984 |
| Carsten Underbjerg Villy Hansen |
| |

Title:

.

MSI601 Hardware Reference Manual



RCSL Nr. 46-F 0087

Keywords: ETC601, ETC611, MSI601, Hardware Reference Manual

Abstract: This paper is a hardware reference manual for the Micronet Serial Interface (MSI), which is a 1 Mbps LAN interface designed for the ETC601/611 LAN Controller

(30 printed pages)

Copyright © 1984, A/S Regnecentralen af 1979 RC Computer A/S Printed by A/S Regnecentralen af 1979, Copenhagen Users of this manual are cautioned that the specifications contained herein are subject to change by PC at any time without prior po-

ned herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented. TABLE OF CONTENTS

-

| 1. | INTRO | DDUCTION | 1 |
|----|-------|---|--------|
| 2. | GENER | RAL INFORMATION | 2 |
| | 2.1 | Short Description | 2 |
| | 2.2 | Specifications | 4 |
| | | | 4 |
| | | 2.2.2 Base Board Interface Circuits | 4 |
| | | 2.2.3 Transceiver Cable Interface Circuits | 5 |
| | | 2.2.4 Electrical Specifications | |
| | | 2.2.5 Physical Specifications | 7 |
| | | 2.2.6 Environmental Specifications | 7 7 |
| | 2.3 | - $ -$ | 7 |
| | 2.5 | | |
| 3. | PROGE | RAMMING INFORMATION 1 | 0 |
| 4. | TECHN | VICAL DESCRIPTION | 1 |
| •• | 4.1 | | |
| | | 4.1.1 Clock Generation 1 | |
| | | 4.1.2 Transmit Section 1 | |
| | | 4.1.3 Receive Section 1 | 2 |
| | | 4.1.4 Collision 1 | |
| | | 4.1.5 Internal Loopback 1 | ร |
| | 4.2 | Timing Diagram 1 | 4 |
| | 4.3 | Logic Diagrams with Signal Description 1 | |
| | 7 • J | 4.3.1 Clock Recovery and Clock Generator 1 | 6 |
| | | 4.3.2 Trm. Data Encoding, Watchdog and Carr. Sense Gen. 1 | Ř |
| | | 4.3.3 Transceiver Cable Interface and Loopback Circuits . 2 | |
| | 4.4 | Assembly Drawing | |
| | 4.4 | Assembly blawing | 4 |

APPENDICES:

| Α. | REFERENCES | 23 |
|----|------------|----|
| | INDICES | |



1. INTRODUCTION

This manual describes the MSI601 board which is a RC Micronet Serial Interface designed to work with the Intel 82586 LCC in 1Mbps LAN applications. The MSI601 PCB is designed to be mounted as a satellite print on the RC Ethernet Controller.

The primary function of the MSI601 is to perform Manchester encoding/decoding, provide lMhz transmit and receive clocks to the 82586 LCC, and to drive the transceiver cable.

This manual is divided into basically three parts:

- Chapter 2 General Information
- Chapter 3 Programming Information
- Chapter 4 Technical Description

General Information contains a general description of the MSI and provides the user with information concerning specifications and installation. Programming Information is a small chapter which provides the user with information necessary to program the ETC board when using MSI601. Technical Description is a detailed hardware description of the MSI601.

2. GENERAL INFORMATION

2.1 Short Description

The RC Micronet Serial Interface (MSI) board is designed to work directly with the Intel 82586 LAN Co-processor in lMbps local area network applications. The major functions of the MSI are to generate 1Mhz transmit clock for the 82586, perform the Manchester encoding/decoding of transmitted/received frames and provide the electrical interface to the RC Micronet transceiver cable. Diagnostic loopback con-trol enables the MSI to route the Transmit Data signal from the 82586 through its Manchester encoding and decoding circuitry and back to the Receive Data input of the 82586. The combined loopback capabilities of the 82586 and the MSI allow efficient fault detection and isolation by providing sequential testing of the communications interface. An on-board watchdog timer prevents the MSI from locking up in a continuous transmit mode. Figure 1 shows a block diagram of the MSI601.

MSI601 can be mounted as a satellite print on the RC Ethernet Controller (ETC601/ETC611). When mounted on the ETC the MSI601 substitutes the Intel 82501 ESI i.e. a 20-pins dip adapter on the MSI fits directly into the 20-pins socket for the 82501 ESI on the ETC board. Terminating resistors for transceiver cable are located on the ETC board. The MSI601 transceiver cable interface is designed to connect to the RC DCE751 transceiver.

2

2.





į

MSI601

A14751

2.2 Specifications

2.2.1 Performance Specifications

- 1-Mbps data rate.
- Manchester Encoding/Decoding and Receive Clock Recovery.
- 1-Mhz crystal controlled Transmit Clock Generator.
- Driving/Receiving RC DCE751 transceiver cable.
- Interface compatible with the Intel 82586 LAN Co-processor.
- Watchdog timer circuit to prevent continuous transmissions. 210 ms +/- 20%.
- Diagnostic loopback for fault detection and isolation.

2.2.2 Base Board Interface Circuits

Intel 82586 LCC compatibel

Input from 82586:

- TXD <u>Transmit Data</u> is a TTL-level input signal that is directly connected to the serial data output of the 82586.
- RTS/ Request To Send is a TTL-level input synchronous to MTXC/ that enables data transmission. RTS/ is driven by RTS/ from 82586.
- LPBK/ Loopback is a TTL-level control signal, which enables the loopback mode. In this mode, serial data on TXD is routed through the MSI internal circuits and back to the MRXDD output without driving the transceiver cable.

Output to 82586:

MRXDD <u>Micronet Receive Data</u> is a MOS-level output that can be tied directly to the RXD input of the 82586 and sampled by the 82586 at the negative edge of MRXC/.

4

2.2.2

2.2

- MRXC/ <u>Micronet Receive Clock</u> is a MOS-level output that can be tied directly to the 82586 receive clock input RXC/. During idle periods (no incoming frames) there is no Micronet Recieve Clock (MRXC/ is low).
- MTXC/ <u>Micronet Transmit Clock</u> is a MOS-level output that can be tied directly to the 82586 transmit clock input TXC/. The frequency of MTXC/ is lMhz, and the duty cycle is 50%.
- MCRS/ <u>Micronet Carrier Sense</u> is a TTL-level active low output to notify the 82586 that there is activity on the coax-cable. This signal is active when valid data or a collision signal from the micronet transceiver is present. MCRS/ becomes inactive 2 micro sec. +/- 15% after the center of the last bit cell, or when the end of collision presence signal is detected.
- MCDT/ <u>Micronet Collision Detect</u> is a TTL-level, active low output which can be connected to the CDT/ input of the 82586. The signal is active low as long as collision persists.

2.2.3 Transceiver Cable Interface Circuits

Compatible with the RC DCE751 transceiver.

Input from DCE751:

<u>Collision Pair</u> is a differential driven input pair tied to the collision presence pair of the DCE751 Micronet transceiver cable. Terminating network is not located on the MSI PCB. Collision presence (+) is positive relative to collision presence (-) when collision is detected.

<u>Receive pair</u> is a differential driven input pair tied to the receive pair of the DCE751 Micronet Transceiver cable. Terminating network is not located on the MSI PCB. The received bit stream is assumed to be Manchester encoded. The first transition on Receive(+) is negative-going and indicates the beginning of the fram. The last transition on Receive (+) is positive-going indicating the end of the frame. Receive(-) has the inverse polarity of Receive(+).

Output to DCE751:

<u>Transmit pair</u> is an output driver pair which generate the differential signal for the transmit pair of the DCE751 Micronet transceiver cable. The output bit stream is Manchester encoded. The first transition on Transmit(+) is negative-going and indicates the beginning of the frame. The last transition on Transmit(+) is positive-going indicating the end of the frame. Transmit(-) has the inverse polarity of Transmit(+). Pull down resistors are not located on the MSI PCB.

2.2.4 Electrical Specifications

Micronet Receiver:

- AM26LS32AC Quad Differential Line Receiver.
- Input voltage range 7 Volt (differential or common mode).
- +/- 0.2V sensitivity.
- Terminating resistors located on baseboard (Equivalent to Intel 82501 ESI termination).

Micronet Driver:

- AM26LS31C Quad Differential Line Driver.
- Output short-circuit protection.
- Differential output voltage across 50 ohm is not less than 1 Volt (either logic state).
- Complementary outputs.
- Pull down resistors located on baseboard (Equivalent to Intel 82501 ESI pull down).

Supply voltage:

+5 Volt +/- 5% 300mA max.

2.2.5 Physical Specifications

Connector to baseboard:

- 20 pins eurodip adapter, pin layout compatible with Intel 82501 ESI. (refer to section 4, diagram 2 for jack list).

Printed circuit board:

- Multilayer
- Width 85 m.m
- Length 151 m.m
- Thickness refer to fig. 2
- An ETC601/ETC611 mounted with MSI601 occupies two slots of a multibus crate.
- The MSI board is attached to the ETC board using 8 screws and 4 spacers.

2.2.6 Environmental Specifications

- Temperatur 0-40 degree C
- Relative humidity 20-80% (non condensing)

2.3 Installation

This section explains how to mount the MSI601 on the ETC baseboard.

- 1. Remove Intel 82501 ESI integrated circuit from IC position 69 on ETC baseboard (see fig. 2)
- 2. Mount 4 spacers on ETC baseboard as indicated on fig. 2.
- 3. Check that mini-jumper of strap S24 connects pin 1 of S24 to pin 2 as indicated in fig. 2. If not move mini-jumper to S24 pins 1-2.
- 4. Insert the MSI601 board in ETC socket position 69. Observe that the 20 pins eurodip adapter of the MSI matches the corresponding socket on the ETC baseboard (see fig. 3).

7

2.2.6

- 5. Fasten the MSI board to the spacers using 4 screws (M3x6).
- Verify correct installation by running Ethernet test 2 (ref. 2).



Fig. 2. Location and Installation of spacers.



ł

3. PROGRAMMING INFORMATION

This chapter only describe how to activate/deactivate the LOOP BACK (LPBK/) signal from the ETC baseboard.

The LPBK/ is controlled via the 8255 PPI on the ETC baseboard (ref. 1). Port C bit PC3 of the PPI (Address 0104H) controls the LPBK/ signal as follows:

- PC3 = 0 Activates the LPBK/ signal (active low). In the loop back mode the data output (TXD) of the 82586 LCC is routed through the MSI601 transmit logic (Manchester encoding), to the receive logic (Manchester decoding and receive clock recovery) to the MSI receive data output (MRXDD). In the loop-back mode the MSI601 does not drive the transceiver cable.
- PC3 = 1 Deactivates the LPBK/ signal (high).

4. TECHNICAL DESCRIPTION

4.1 Functional Description

This section describes the functions of the MSI601, refer also to MSI601 Functional Block Diagram figure 1, Timing Diagram 1 and Logic Diagrams 1 through 3. Numbers in boxes on block diagram refer to logic diagram numbers.

4.1.1 Clock Generation

A 20Mhz crystal oscillator provides a basic 20Mhz clock source, which drives a divide-by-two, divideby-five counter. The 10Mhz output is used for data and clock recovery. The 2Mhz output is used for transmit data encoding and generation of a micronet transmit clock (MTXC/=1Mhz).

4.1.2 Transmit Section

Transmitted serial data (TXD) from the 82586, is Manchester encoded using TXD input exclusive-nor MTXC/ clock. Data transmission begins with the Request To Send (RTS/) input going low, which starts the watchdog timer and enables the synchronization FF for transmitted data (TXDEX). Refer also to timing diagram TDl and note that the TXDEX FF introduces a l/4-bit delay between TXD input and TXDEX output (Transmit+/Transmit- if not in loop back mode).

The watchdog prevents a malfunction in the transmit section from tying up the network indefinity.

The transceiver cable driver is an AM26LS31C differential line driver. Outputs are short-circuit protected. 4.1.2

4.1

4.

4.1.3 Receive Section

Manchester encoded data signal is received by a difoutput of which (MRXDX) is ferential receiver, the routed to the Manchester decoder (via loop-back logic). The Manchester decoder recovers the receiver clock from the Manchester encoded data using a 4-bit binary counter and a 10Mhz count frequency. The counter is automatically initialized to parallel load of value 8 decimal when there is no activity on the MRXD signal. The first negative transition of MRXD loads the counter with all zeroes and starts the counter, thus synchronizing the counter to the incoming Manchester encoded stream. Counting stops at 8 decimal. Every following data transition of MRXD in the center of a bit cell loads the counter with all zeroes and enables counting. Bit 2 of the counter constitutes the Micronet Receive Clock (MRXC/). The negative transition of MRXC/ occurs 1/4 from the start of a bit cell. At this point the data output (MRXDD) to the 82586 LCC is high if a "1" is received and low if a "0" is received.

DATATR (Data transition) is a pulse indicating a Manchester data transition (center of bit cell). DATATR activates the Carrier Sense signal (MCRS). MCRS returns to low state when MRXD activity stops, and at this point the End Of Frame (EOF) signal is generated. The EOF signal causes generation of one extra MRXC pulse enabling the 82586 LCC to detect the absence of the MCRS signal. Refer also to timing diagram TD1.

4.1.4 Collision

The collision signal is generated by the RC Micronet transceiver when collision occurs. The signal is received by a differential line receiver, the output of which is active low if collision is presence. The Micronet Collision Detect signal (MCDT/) is routed to the 82586 LCC and the carrier sense circuits. The Carrier Sense (MCRS) becomes true when collision is detected.

12

4.1.3



4.1.5 Internal Loopback

When active, LPBK/ causes the MSI to route serial data from the TXD input, through the transmit logic (Manchester encoding), to the receive logic (clock recovery) to the MRXDD output, without driving the transmit output pair to the transceiver. 4.1.5



4.3 Logic Diagrams with Signal Description

4.3

| | | 16 | |
|--|--------------|--|-------------------|
| SIGNAL | DESTINATION | DESCRIPTION | |
| 7MRXC | J1-8 | Micronet Receive Clock. | |
| MRXDD | J1-9 | Micronet Receive Data Signal. | Desig |
| DATATR | P2 | Data transition. A low to high transition indicates that data is being received. | Designed by |
| 2Mhz | P2 | 2Mhz clock for micronet data en- coding. | Drawn by |
| 7MTXC | J1-16,P2 | Micronet Transmit Clock. | n by |
| 10Mhz | P1 | 10Mhz clock for micronet clock and data recovery. | |
| | | | Dwg. Office Check |
| | | | |
| | | | |
| | | | |
| | | | |
| Unit MSI601 Clock Dwg. No. A26366 | Recovery and | clock generator P1 | |



MSI601

A14752

1

| | | 18 | |
|----------|-------------|--|-------------------|
| SIGNAL | DESTINATION | DESCRIPTION | |
| LOGIC 1A | P2 | Logic 1 generator. | |
| TXDE* | P3 | Micronet Manchester encoded trans- mit data to loopback circuit. | Designed by |
| MCRS | P1 | Micronet Carrier sense signal to recovery circuit. | ad by |
| 7MCRS | J1-6,P3 | Inverted Micronet Carrier Sense signal to indicator and output jack. | Drawn by |
| 7EOF | P1 | End of Frame signal. | Ьу |
| | | | Dwg. O |
| | | | Dwg. Office Check |
| | | | |
| | | | |
| | | | |
| | | · | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | oding, Watchdog and P2 erator | |
| A26367 | | | 1 |



JACK 1 List

| DIP PIN | SIGNAL | | DIP PIN | SIGNAL | |
|------------|--------------------------|---------|------------|-------------------------|---------|
| | NOT USED | | 20 | +5V | |
| 2 | NOT USED | | 19 | TRANSMIT + | |
| 3 | TLOOP BACK | (TLPBK) | 18 | TRANSMIT - | |
| 4 | RECEIVE + | | 17 | TRANSMIT DATA | (TXD) |
| 5 | RECEIVE - | | 16 | MICRONET TRANSMIT CLOCK | (TMTXC) |
| 6 | MICRONET CARRIER SENSE | (7MCRS) | 15 | TREQUEST TO SEND | (TRUS) |
| 7 | TMICRONET COLLISION DET. | (THCDT) | 14 | NOT USED | |
| 8 | MICTONET RECEIVE CLOCK | (MRXC) | 13 | NOT USED | |
| 9 | MICRONET RECEIVE DATA | (MRXDD) | 12 | COLLISION PRESENCE + | |
| 10 | 0 VOLT | | 11 | COLLISION PRESENCE - | |

| SIGNAL | DESTINATION | DESCRIPTION | |
|---|------------------|--|-------------------|
| 7MCDT* | Р3 | Micronet Collision Detect signal to loopback circuit. | Des |
| MRXD* | Р3 | Received Micronet Manchester en- coded data to loopback circuit. | Designed by |
| TRANSMIT+ TRANSMIT- | J1-19 J1-18 | Micronet transmit pair to trans- ceiver. | |
| MRXD | P1 | Received Micronet Manchester en- coded data to recovery circuit. | Drawn by |
| TXDE | Р3 | Micronet Manchester encoded trans- mit data to transceiver cable driver. | |
| 7MCDT | J1-7,P2 | Micronet Collision Detect to out- put jack and carrier sense circuit | Dwg. Office Check |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Unit MSI601 Transce Dwg.No. Circuit A26368 | iver Cable s. | Interfaceand.Loopback | |







.



TRANSCEIVER CABLE INTERFACE AND LOOP BACK CIRCUITS



COMP. -NOTATION PCB142

A. REFERENCES

- ETC601/611 Hardware Reference Manual RCSL no. 99 0 00772.
- ETC601 Hardware Selftest, Users Manual RCSL no. 99 1 09944.

| <u>B.</u> | INDICES | | Β. |
|------------|--------------------------------------|---|-----|
| <u>B.1</u> | Survey of Figures | | B.1 |
| 1. | MSI601 Functional Block Diagram | 3 | |
| 2. | Location and Installation of spacers | 8 | |
| 3. | Inserting MSI601 Board | 9 | |
| | | | |

RETURN LETTER

.

Title: MSI601 Hardware Reference Man. RCSL No.: 99 0 00774

•

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

| Name: | Title: | |
|----------|--------|------|
| Company: | | |
| Address: | | |
| | Date: | 1288 |

Thank you

42-1

.

. Fold here

.

Do not tear - Fold here and staple

Affix postage here



. . .

. . .

Information Department Lautrupbjerg 1 DK-2750 Ballerup Denmark