
RCSL No: 99110584
Edition: June 1986
Author: Aage Jørgensen/
Poul L. Knudsen

Title:

IFP802
Technical Manual

Keywords:

IFP802, RC8000, MBA602, Multibus[®]

Abstract:

This manual contains technical informations including logic diagrams on the IFP802.

(100 printed pages)

Multibus[®] is a registered trademark of Intel Corporation.

<u>TABLE OF CONTENTS</u>	<u>PAGE</u>
1. INTRODUCTION.....	1
2. BLOCK DIAGRAM.....	3
3. PROGRAMMING INFORMATION.....	4
3.1 Initialization.....	4
3.2 Memory Addressing.....	4
3.3 I/O Addressing.....	5
3.4 8254 Counter/Timer.....	7
3.4.1 Interval Timer.....	7
3.4.2 DMA Byte Counter.....	8
3.4.3 Baud Rate Generator.....	8
3.5 8255A Parallel I/O Ports.....	9
3.5.1 Port A.....	10
3.5.2 Port B.....	10
3.5.3 Port C.....	11
3.6 8259A Interrupt Controller.....	12
3.7 DMA Channel.....	15
3.7.1 DMA Read Operation.....	16
3.7.2 DMA Write Operation.....	17
3.7.3 DMA Command Termination.....	19
3.8 8251A USART.....	19
3.9 MBA Access Register.....	21
4. TIMING DIAGRAMS.....	22
5. DMA STATE TABLE AND FLOW DIAGRAMS.....	26
6. LOGIC DIAGRAMS AND SIGNAL DESCRIPTION.....	28
7. PROM AND PAL LISTINGS.....	86
8. PLUG LISTS AND INTERNAL CABLE.....	89
9. ASSEMBLY DRAWING.....	94

1. INTRODUCTION


The IFP 802, Interface Processor, is the RC8000 part of two controllers connecting the RC8000 computer system and the Multibus. Connection to the Multibus is provided by the MBA 602, Multibus Adapter. The IFP 802 and the MBA 602 are interconnected by a cable with a maximum length of 12 meters. See fig. 1.

The IFP 802 is an 8086 microprocessor based controller provided with a multi-port RAM with one port reserved for multibus access through the MBA 602. The multi-port RAM is used for communication between RC8000 and Multibus units. Seen from the Multibus the IFP 802 - MBA 602 is a slave unit with 64 K byte RAM.

For test and debugging purposes the IFP 802 is provided with a V.24/V.28 Consol interface.

Transfer of data between the RC8000 memory and the IFP 802 multiport RAM is controlled by a DMA controller. During data transfer from RC8000 memory to the IFP the RC8000 data representation with 3 bytes/word is transformed to the Intel 16-bit representation with 2 bytes/word and with bytes in the reverse order within the word. When data is transferred from the IFP to the RC8000 memory, the Intel 16-bit data representation is converted to the RC8000 24-bit data representation.


RC8000 activates the IFP 802 by means of a DO (data out) instruction, where the transferred data specifies 1 of 4 possible commands. One of the commands generates a reset signal, which has the same effect as a power-on reset. The other 3 commands generate interrupt requests to the 8086 microprocessor.



AAJ AGA

IFF 802
R 13943

RC 8000 SYSTEM BUS INTERFACE TO MULTIBUS



IFP 802
R 13 942

IFP 802 DATA PATHS BLOCKDIAGRAM

3. PROGRAMMING INFORMATION

This chapter provides programming information for the I/O devices controlled by the 8086 microprocessor. For the 8284, 8255A, 8251A and 8259A I/O devices only information depending on the application in the IFP 802 is provided. For a more detailed description of these four devices is referred to the relevant Intel datasheets.

3.1 Initialization

A reset signal for the 8086 system is generated by the following three events:

- power is turned on
- a system reset signal on the RC8000 System Bus
- a reset command to the IFP 802 from the RC8000

The reset signal has the following effect:

- the 8086 executes a jump to location FFFF0H
- the 8255A I/O ports are set to the input mode, i.e. the output signals are inactive
- the DMA Channel is forced to an idle state, waiting for a command
- the RC8000 System Bus access logic is reset
- the 8251A is forced to an idle state, waiting for a new set of control words

The 8254 and the 8259A are not directly affected by the reset signal.

3.2 Memory Addressing

The IFP 802 includes 128 K bytes of dynamic random access memory (RAM) and 16 K bytes of read-only memory (EPROM). The location of RAM and EPROM within the 1 M byte memory address space of the 8086 is shown on the next page.

RAM: from 00000H to 0FFFFH
EPROM: - FC000H - FFFFFH

Access outside the above mentioned address ranges may cause hang up of the CPU in a wait state.

3.3 I/O Addressing

The I/O devices are located within the I/O address space of the 8086. The I/O address decoder operates only on the 8 least significant bits of the I/O address. All devices may therefore be addressed with an immediate byte in the IN and OUT instruction. I/O addresses are assigned according to the table on the next page.

DEVICE	HEX ADDRESS	FUNCTION
8259A	40	Write: ICW1, OCW2, OCW3 Read: Status and Poll
	42	Write: ICW2, ICW3, ICW4, OCW1 (Mask) Read: OCW1 (Mask)
8255 Parallel I/O ports	48	Read: Port A. RC8000 bus access status and switches
	4A	Read: Port B. IFP 802 Device Address switches
	4C	Write: Port C. DMA control and front panel LED's
	4E	Write: Port control
8254 Timers	50	Write: Counter 0. Interval timer Read: Counter 0
	52	Write: Counter 1. DMA byte counter Read: Counter 1
	54	Write: Counter 2. Baud Rate generator Read: Counter 2
	56	Write: Counter control
8251A	58	Write: Transmit data Read: Received data
	5A	Write: Mode or Command Read: Status
RC8000 System Bus Address Counter	80	Write: Loads address bits (8:23)
	82	Write: Loads address bits (0:7)
Multi- port RAM Address Counter	84	Write: Loads address bits (F:0)
	86	Write: Loads address bit (10)
MBA- Access Register	88	Write: MBA-access enabling/disabling

3.4 8254 Counter/Timer

The 8254 contains three independent 16-bit counters. In the IFP 802 Counter 0 is used as an interval timer, which generates interrupt at programmable intervals. Counter 1 is used as byte counter for the DMA channel. Counter 2 is used as Baud Rate generator for the 8251A USART.

3.4.1 Interval Timer

Counter 0 operates in mode 2 as a programable rate generator. It generates interrupts with:

N x 0.8 microseconds intervals

where N is a 16-bit binary number. Counter 0 is loaded with N at initialization or when a new interrupt interval is desired.

The operating mode of the counter is defined by loading the Control Word Register with a Control Byte as shown below.

Address: 56 hex

!7!6!5!4!3!2!1!0!

!0 0 1 1 X 1 0 0! Control Byte for Counter 0

The binary number N(F-0), defining the interrupt interval is loaded into Counter 0 as two consecutive bytes as described below.

Address: 50 hex

!7!6!5!4!3!2!1!0!

! N(7-0) ! Least Significant Byte

!7!6!5!4!3!2!1!0!

! N(F-8) ! Most Significant Byte

It is important that the bytes are loaded in the order described above. The interrupt interval may be redefined at any time by loading Counter 0 with a new count ratio.

3.4.2 DMA Byte Counter

Counter 1 operates in mode 0, interrupt on Terminal Count. It must be initialized with a Control Byte as shown below.

Address: 56 hex

1716151413121110!

10 1 1 1 0 0 0 0! Control Byte for Counter 1

The binary number CN(F-0), which defines the number of bytes to be transferred by the DMA channel, must be loaded into Counter 1 as two consecutive bytes as shown below.

Address: 52 hex

1716151413121110!

1 CN(7-0) 1 Least Significant Byte

1716151413121110!

1 CN(F-8) 1 Most Significant Byte

It is important for the operation of the counter that both bytes are loaded and that they are loaded in the order shown above.

3.4.3 Baud Rate Generator

Counter 2 operates in mode 3, square wave mode. It must be initialized with a control Byte as shown below.

Address: 56 hex

1716151413121110!

11 0 1 1 0 1 1 0! Control Byte for Counter 2

The binary number N(F-0) defines the period time as: $N \times 0,54253$ microsecond and a duty cycle of 50% and must be loaded into Counter 2 as two consecutive bytes as shown below.

Address: 52 hex

17161514131211101

1 N(7-0) 1 Least Significant Byte

17161514131211101

1 N(F-8) 1 Most Significant Byte

It is important that the Control Byte is loaded before the initial count, and that the count is loaded as shown above.

3.5 8255A Parallel I/O Ports

The 8255A contains three 8-bit ports (PA, PB and PC), which may be programmed to be either input or output ports in any combination. All ports are used in the IFP 802. After a reset signal, all ports will be in input mode and the control register will be cleared. The operating mode of the ports is defined by loading the Control Word Register with a Control Byte as described below.

Address: 4E hex

17161514131211101

11 0 0 1 0 0 1 01 Control Byte

Note that only write operations are allowed to the Control Word Register.

3.5.1 Port A

Port A is an input port. It is used to read a status byte containing status for RC8000 System Bus access, DMA status and the state of two switches used for diagnostic purposes.

Address: 48 hex

! 7 ! 6 ! 5 ! 4 ! 3 ! 2 ! 1 ! 0 !
!PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0! Port A input

- PA0: SBNACK. Indicates that the addressed RC8000 slave unit responded with a NACK (negative acknowledge).
- PA1: SBTIMEOUT. Indicates that the addressed RC8000 slave unit did not respond within approximately 4 uS.
- PA2: SBPARITY. Indicates parity error in the data received during an RC8000 System Bus read operation.
- PA3: SBERROR. Indicates that at least one of the three errors described above has occurred.
- PA4: SBREADY. Indicates the completion of a data transfer to or from an RC8000 slave unit.
- PA5: DMAINTR. Indicates that the DMA channel has finished an operation. This signal will also generate an interrupt request to the 8086 microprocessor.
- PA6: ADJUST switch.
- PA7: TEST MODE switch.
- PA7 = 0: Switch position SHORT
- PA7 = 1: Switch position CONTINOUS.

3.5.2 Port B

Port B is an input port. It is used for reading the switch setting of the IFP802 Device Address switch.

Address: 4A hex

! 7 ! 6 ! 5 ! 4 ! 3 ! 2 ! 1 ! 0 !
!PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0! Port B input

PB0: RC8000 System Bus Address bit 20
PB1: RC8000 System Bus Address bit 19
PB2: RC8000 System Bus Address bit 18
PB3: RC8000 System Bus Address bit 17
PB4: RC8000 System Bus Address bit 16
PB5: Not used
PB6: Not used
PB7: Not used

3.5.3 Port C

Port C is an output port. It is used to control the operation of the DMA Channel and to generate different control signals. The output signals from Port C are used as described below.

PC0: DMARDC. Read command to the DMA Channel. Starts a data transfer from RC8000 to multi-port RAM.
PC1: DMAWRC. Write command to the DMA Channel. Starts a data transfer from multi-port RAM to RC8000.
PC2: MBAINTR. A change from 0 to 1 generates a Multibus interrupt request.
PC3: MBARESET. Controls the -,INIT line on the Multibus. PC3=1 will hold the -,INIT line low.
PC4: Controls 'RC8000 READ' lamp on the IFP802 front panel. PC4=1 turns the lamp on.
PC5: Controls 'RC8000 WRITE' lamp on the IFP802 front panel. PC5=1 turns the lamp on.
PC6: Controls 'MBA ACCESS' lamp on the IFP802 front panel. PC6=1 turns the lamp on.
PC7: Controls 'DIAGNOSTIC' lamp on the IFP802 front panel. PC7=1 turns the lamp on.

The outputs of Port C can be controlled in two different ways as described below.

One write operation controls all Port C outputs.

Address: 4C hex

7	6	5	4	3	2	1	0	
PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	Port C output

Any port C output can be set or reset independent of other outputs by using a special format of the Control Byte.

Address: 4E hex

7	6	5	4	3	2	1	0	
0	X	X	X	B2	B1	B0	S	Bit set/reset format

B(2-0) is a binary number, which selects the Port C output bit to be reset or set.- B0=LSB.

S=0: Reset selected bit.

S=1: Set selected bit.

3.6 8259A Interrupt Controller

The eight interrupt inputs, IR0 to IR7, are used as described below.

IR0: Interval Timer interrupt (8254 Counter 0).

IR1: Receive interrupt from the USART. Indicates that a character is ready for the CPU.

IR2: Transmit interrupt from the USART. Indicates that the USART is ready to accept a new character for transmission.

IR3: DMA Channel interrupt. Indicates that the DMA Channel has finished an operation.

IR4: Interrupt request from Multibus. Generated at write access to multi-port RAM locations, 4000-4007 hex, from the Multibus.

IR5: COMMAND(1) received from RC8000 System Bus.

IR6: COMMAND(2) received from RC8000 System Bus.

IR7: COMMAND(3) received from RC8000 System Bus.

The 8259A must be initialized with a sequence of three Initialization Command Words, ICW1, ICW2 and ICW4, as described below.

Address: 40 hex

```

1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 1
1 X X X 1 0 X 1 1 1 ICW1

```

Address: 42 hex

```

1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 1
1 T7 T6 T5 T4 T3 X X X 1 ICW2

```

T(7-3) is the 5 most significant bits of the interrupt vector. The 3 least significant bits are set by the 8259A according to the interrupt level.

Address: 42 hex

```

1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 1
1 0 0 0 0 0 X EO1 1 1 ICW4

```

EOI=0: Normal EOI (end of interrupt) mode.

EOI=1: Automatic EOI mode.

After the initialization sequence, the 8259A operates in the fully nested mode. IR0 has the highest priority and IR7 the lowest. During operation, the operating mode of the 8259A may be further controlled and modified by means of Operation Command Words (OCW).

Address: 42 hex

7	6	5	4	3	2	1	0	
M7	M6	M5	M4	M3	M2	M1	M0	OCW1

OCW1 controls the Interrupt Mask Register. A write command sets the mask bits and a read command reads the mask. M0 masks IR0, M1 masks IR1 and so forth.

M=0: Enables the corresponding IR input.

M=1: Disables the corresponding IR input.

Address: 40 hex

7	6	5	4	3	2	1	0	
R	SL	EOI	0	0	L2	L1	L0	OCW2

OCW2 is used for end of interrupt, automatic rotation and specific rotation operations.

L(2-0) is used to designate an interrupt level (0-7) to be acted upon for the operation selected by the EOI, SL and R bits.

R, SL EOI	OPERATION
001	Non-specific EOI command
011	Specific EOI command
101	Rotate on non-specific EOI command
100	Rotate in automatic EOI mode (SET)
000	Rotate in automatic EOI mode (CLEAR)
111	Rotate on specific EOI command
110	Set priority command
010	No operation

Address: 40 hex

7	6	5	4	3	2	1	0	
0	ESM	SMM	0	1	P	RR	RIS	OCW3

OCW3 is used to issue various modes and commands to the 8259A.

RR, RIS

00	No action
01	No action
10	Read Interrupt Request Register (IRR) on next read command (addr. 40 hex)
11	Read In-Service Register (ISR) on next read command (addr. 40 hes)

P

0	No Poll Command
1	Poll Command

ESM, SMM

00	No action
01	No action
10	Reset special mask
11	Set special mask

For a detailed description of the operating modes of the 8259A is referred to the data sheet.

3.7 DMA Channel

The DMA Channel transfers data from RC8000 memory or I/O locations to IFP802 multi-port RAM or in the opposite direction. Commands (Read or Write) to the DMA Channel are issued through Port C of the 8255A (see subsection 3.5.3). After termination of a data transfer, status can be read through Port A of the 8255A (see subsection 3.5.1). The number of bytes to be transferred by a DMA operations is controlled by Counter 1 of the 8254 (see subsection 3.4.2).

The source and destination addresses for a DMA transfer are controlled by two counters, the RC8000 System Bus Address Counter (SBAC) and the Multi-Port RAM Address Counter (MPRAC).

The SBAC is a 24-bit counter, which is incremented by 2 for each word (3 bytes) transferred to or from RC8000. It must be initialized with a 16-bit word and a byte as shown below. SBAC(0) is the most significant bit and SBAC(23) the least significant bit.

Address: 80 hex

F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0		
A8	A9	-----														A22	A23

SBAC(8:23)

Address: 82 hex

7	6	5	4	3	2	1	0
A0	A1					A6	A7

SBAC(0:7)

The MPRAC is a 17-bit counter, which is incremented by 1 for each byte transferred to or from the multi-port RAM. The counter must be initialized with a 16-bit word and a byte. MPRAC0 is the least significant bit.

Address: 84 hex

F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
AF	AE	AD	AC	AB	AA	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

MPRAC(F-0)

Address: 86 hex

7	6	5	4	3	2	1	0
				NOT USED		A10	

MPRAC10

3.7.1 DMA Read Operation

A DMA read operation transfers data from RC8000 RAM to IFP802 multi-port RAM. The DMA Channel converts from RC8000 format with 3 bytes/word to Intel format with 2 bytes/word as shown below.

RC8000 RAM

	10	718	15116	231
+6				
+4				
+2	B3	B4	B5	
+0	B0	B1	B2	

MULTI-PORT RAM

	1F	817	01
+6			
+4	B5	B4	
+2	B3	B2	
+0	B1	B0	

=>

Even start address for MPRAC.

RC8000 RAM

	10	718	15116	231
+6				
+4				
+2	B3	B4	B5	
+0	B0	B1	B2	

MULTI-PORT RAM

	1F	817	01
+6		B5	
+4	B4	B3	
+2	B2	B1	
+0	B0		

=>

Odd start address for MPRAC.

The address counters (SBAC and MPRAC) and the byte counter (BCNT) must be initialized as specified below.

SBAC: RC8000 buffer start address (word)

MPRAC: Multi-Port RAM buffer start address (byte)

BCNT: Number of bytes - 2

The data transfer is started by a Read Command, DMARDC, to the DMA channel, see subsection 3.5.3.

3.7.2 DMA Write Operation

A DMA write operation transfers data from the IFP802 multi-port RAM to RC8000 RAM (or I/O). The DMA Channel converts from Intel format with 2 bytes/word to RC8000 format with 3 bytes/word as shown below.

MULTI-PORT RAM

	<u>1F</u>	<u>817</u>	<u>01</u>
+6			
+4	B5	B4	
+2	B3	B2	
+0	B1	B0	

RC8000 RAM

	<u>10</u>	<u>718</u>	<u>15116</u>	<u>231</u>
+6				
+4				
+2	B3	B4	B5	
+0	B0	B1	B2	

=>

Even start address for MPRAC.

MULTI-PORT RAM

	<u>1F</u>	<u>817</u>	<u>01</u>
+6		B5	
+4	B4	B3	
+2	B2	B1	
+0	B0		

RC8000 RAM

	<u>10</u>	<u>718</u>	<u>15116</u>	<u>231</u>
+6				
+4				
+2	B3	B4	B5	
+0	B0	B1	B2	

=>

Odd start address for MPRAC.

The address counters (SBAC and MPRAC) and the byte counter (BCNT) must be initialized as specified below.

SBAC: RC8000 buffer start address - 2 (word)

MPRAC: Multi-Port RAM buffer start address (byte)

BCNT: Number of bytes - 1

Note that only whole words (3 bytes) are transferred to RC8000. In order to ensure that all bytes are transferred, the specified number of bytes must be a multiple of 3.

The DMA operation is started by a Write Command, DMAWRC, to the DMA Channel, see subsection 3.5.3.

3.7.3 DMA Command Termination

One of the following two events will terminate a DMA operation:

- 1) The specified number of bytes have been transferred.
- 2) An RC8000 bus error.

At termination, the DMA Channel generates an interrupt request (IR3) and sets the status bit, DMAINTR. IR3 and DMAINTR are cleared, when the current command (DMARDC or DMAWRC) is cleared. The DMA Channel will not accept a new command before the current command has been cleared. If termination is caused by an RC8000 bus error, the status bit, SBERROR, is set, and the status bits, SBNACK, SBTIMEOUT and SBPARITY specify the error type.

3.8 8251A USART

The 8251A is transmitting data between the IFP802 and a connected console via V24/V28 asynchronous serial interface.

After a reset signal, the 8251A will be in idle mode and must be programmed with a set of control words before data transmission is possible.

The general operational characteristics is defined in the Mode Instruction, and must be loaded after internal or external reset.

In asynchronous mode, the Command Instruction must follow the Mode Instruction.

Status can be read at any time during the functional operation. Note that status update can have a max. delay of 28 clock periods (appr. 10 usec) from the actual event affecting the status.

Address: 5A hex

7	6	5	4	3	2	1	0
1	1	0	0	1	1	1	0

Mode Instruction

(2 stop bits, parity disabled
8 data bits and baud rate
factor = 16).

Address: 5A hex

7	6	5	4	3	2	1	0
0	IR	RTS	ER	0	RxE	DTR	TxE

Command Instruction

IR

- 0 No action
- 1 Internal Reset Forces 8251A to Mode Instruction Format.

RTS

- 0 No action
- 1 Request to send

ER

- 0 No action
- 1 Reset Error flags: PE, OE, FE

RxE

- 0 Receiver disable
- 1 Receiver enable

DTR

- 0 No action
- 1 Data Terminal Ready

TxE

- 0 Transmitter disable
- 1 Transmitter enable

Address: 5A hex

7	6	5	4	3	2	1	0
1	DSR	X	FE	OE	PE	X	RxR TxR

Status Read

DSR Data Set Ready

FE Framing Error; missing stopbit

OE Overrun Error; previous character overwritten

PE Parity Error

RxR Receiver Ready; Character ready for CPU

TxR Transmitter Ready; 8251A ready for character from CPU.

Address: 58 hex

! 7 ! 6 ! 5 ! 4 ! 3 ! 2 ! 1 ! 0 !

!D7 D6 D5 D4 D3 D2 D1 D0 ! Write/Read Data Buffer

Whenever a data character is sent to the CPU the 8251A automatically adds a startbit, the programmed number of stopbits and paritybit (if used) to the data character, and transmits it as a serial data stream with the programmed rate of 1/16 of the "Baud Rate" defined by counter 2 in the 8254. When the 8251A is ready to accept a new character from the CPU the TxRDY output interrupts the Interrupt Controller.

When receiving, the 8251A checks for valid startbit, parity and stopbit, and if no errors are found, the data character will be ready for the CPU when RxRDY interrupts the Interrupt Controller.

3.9 MBA-Access Register

Access from the Multibus to the IFP802 RAM-array can be enabled/disabled with this register, which can be convenient during selftest of the IFP802.

Address: 88 hex

! 7 ! 6 ! 5 ! 4 ! 3 ! 2 ! 1 ! 0 !

! x x x x x x x ACC! MBA-Access Register


ACC

0 Disable MBA access

1 Enable MBA access

RAJ RGA
810907 860625

MULTI-PORT RAM READ ACCESS




$t_p = 45.2 \text{ ns} \sim f = 22.184 \text{ MHz}$

IFP 80
R13289

MULTI-PORT RAM READ ACCESS

AAJ RGA
810910 860625

8086 READ ACCESS TO MULTI-PORT RAM




IFP 802
R13286

8086 READ ACCESS TO MULTI-PORT RAM

8109 09 AAJ 860623 AGA

DMA READ OPERATION




1: | | Indicates positive edge of DMA CLK.
 DMA READ: Data transfer from RC 8000 memory to multi-port RAM.


IFP 802
 R 13287

DMA READ OPERATION

DMA WRITE OPERATION



1: | | Indicates positive edge of DMACLK. T = 90,4 ns.
DMA WRITE: Data transfer from multi-port RAM to RC 8000 memory.



ARJ 811009
811005 AGA

ROW ADDR, COLUMN ADDR
 4.3
 DMA BUSY
 DMAINTR
 OUTPUT FROM DMA CONTROLLER

COLUMN ADDRESS CONDITIONS		ROW	COLUMN			
			0	1	2	3
DMAWRITE	DMA READ	0	00 0000	30 1010	60 1100	00 0000
DMATERM	SBBYTC(0)	1	30 1010	60 1100	40 1001	40 1001
SBREADY	SBERROR	2	20 1000	20 1000	30 1010	40 1001
A	DMAMPACK	3	30 1010	31 1010	10 1000	31 1010
DMAWRITE	DMA READ	4	00 0000	40 1001	40 1001	00 0000
DMATERM	SBBYTC(0)	5				
SBREADY	SBERROR	6	20 1000	20 1000	60 1000	60 1000
A	DMAMPACK	7				



→ NEXT ROW, A

V: DMA BUSY
 X: CPSBREQ
 Y: DMAMPREQ
 Z: DMAINTR

} CONTROL OUTPUTS

RAJ ACA
 811222 650624

IFP 802
R13318


DMA CONTROLLER, STATE TABLE

Signal	Destination	Description
AD(0-F)	1,2,9	Bidirectional, multiplexed address/ data bus from/to 8086 microprocessor. AD0 is the least significant bit.
PUADRO	15	PUADR(0-13) is a 20-bit address bus. Bits (0-F) are used for both memory and I/O addressing. Bits (10-13) are the 4 most significant memory address bits.
PUADR1	2,3,4,9,18,21	
PUADR2	2,3,4,9,18	
PUADR(3-7)	2,9,18	
PUADR(8-D)	2,9	
PUADR(E-F)	9	
PUADR10	9,18	
PUADR(11-13)	18	
-,BHE	15	Bus High Enable. Used in conjunction with PUADRO for byte control.
-,ADVIOADR	18	Indicates that the address bus contains an I/O address. Generated early in the machine cycle.
ALE	1,4	Strobes the address into the address latches.
DT	2,9	Controls direction of data flow through data bus transceivers.
DEN	18	Controls enabling of data bus transceivers.
-,AIOWC	3,4,21	Advanced I/O write command.
-,AMWC	15,18	Advanced memory write command.
-,IOWC	18	I/O write command
-,MRDC	15,18	Memory read command.
-,IORC	3,4,21	I/O Read command
-,INTA	3	Interrupt acknowledge signal to the interrupt controller.
CLK	1,4	5 MHz clock signal for 8086 processor and support circuits.
PCLK	4	2.5 MHz clock signal used for the interval timer.
ONEA	1,4	Logic one for unused inputs.

AAJ 860415 AGA

14 84-8 PULSESET

IFP 802
R13914




MICROPROCESSOR, CLOCK GENERATOR,
COMMAND DECODER, & ADDRESS LATCH


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
IODATA0	2,3,4,6,7, 17,21	IODATA(0-F) is a 16-bit
IODATA(1-7)	2,3,4,5,6,7, 17,21	bidirectional data bus, which connects the CPU to EPROM, I/O
IODATA(8-F)	2,5,7	devices and DMA address counters.

118

1	58-5	PI/ADR 1	10	A0	00	11	I/O DATA 0	100-18
1	58-6		9	A1	01	12		100-17
1	58-9		8	A2	02	13		100-16
1	58-12		7	A3	03	15		100-15
1	58-15		6	A4	04	16		100-14
1	58-16		5	A5	05	17		100-13
1	58-19		4	A6	06	18		100-12
1	59-2		3	A7	07	19		100-11
1	59-5		25	A8				
1	59-6	A	24	A9				
1	59-9	B	21	A10				
1	59-12	C	23	A11				
1	59-15	D	2	A12				



1	58-5	PI/ADR 1	10	A0	00	11	I/O DATA 8	99-18
1	58-6		9	A1	01	12	9	99-17
1	58-9		8	A2	02	13	A	99-16
1	58-12		7	A3	03	15	B	99-15
1	58-15		6	A4	04	16	C	99-14
1	58-16		5	A5	05	17	D	99-13
1	58-19		4	A6	06	18	E	99-12
1	59-2		3	A7	07	19	F	99-11
1	59-5		25	A8				
1	59-6	A	24	A9				
1	59-9	B	21	A10				
1	59-12	C	23	A11				
1	59-15	D	2	A12				



18 88-3 ROM ADR 20 22

98





1	68-16	AD 0	2	A0 B0	18	I/O DATA 0	
1	68-15		3	A1 B1	17		1
1	68-14		4	A2 B2	16		2
1	68-13		5	A3 B3	15		3
1	68-12		6	A4 B4	14		4
1	68-11		7	A5 B5	13		5
1	68-10		8	A6 B6	12		6
1	68-9		9	A7 B7	11		7

74LS245 99






1	68-8	AD 8	2	A0 B0	18	I/O DATA 8	
1	68-7		3	A1 B1	17		9
1	68-6	A	4	A2 B2	16		A
1	68-5	B	5	A3 B3	15		B
1	68-4	C	6	A4 B4	14		C
1	68-3	D	7	A5 B5	13		D
1	68-2	E	8	A6 B6	12		E
1	68-39	F	9	A7 B7	11		F

18 35-3 EN I/O DATA 199 1
1 67-4 DT

Signal	Destination	Description
INTR	1	Interrupt request to CPU from interrupt controller
DMARDC	3	DMA read command. Starts data transfer from RC8000 memory to multi-port RAM.
DMAWRC	3	DMA write command. Starts data transfer from multi-port RAM to RC8000 memory.
MBAINTR	3	Is transferred to the MBA 602, where it generates a Multibus interrupt request.
MBARESET	3	Is transferred to the MBA 602, where it controls the Multibus INIT signal.
READIND	3	Control signals for the indicators on the PCB front panel.
WRITEIND	3	
MBAACCESSIND	3	
DIAGIND	3	
DMAWRITE -,DMAWRITE	8,15,17,25 3,15,16	DMA write command. Controls data transfer from multi-port RAM to RC8000 memory.
-,DMAREAD	16	DMA read command. Controls data transfer from RC8000 memory to multiport RAM.
-,IFINTR	13	Is transferred to the MBA 602, where it generates a Multibus interrupt request.
-,IFRESET	13	Controls the Multibus INIT signal via the MBA 602.
CONTINOUS	3	Control signal from TEST MODE switch on PCB fron panel.



Signal	Destination	Description
IVINTR	3	Interrupt request generated by interval timer.
DMATERM	16	Output from DMA byte counter. Indicates that the DMA has transferred the requested number of bytes.
BAUD	21	Square wave generator, used as transmit- and receive-clock for USART.
IVTCLK	4	1.25 MHz clock signal for the interval timer.
ONEB	3,4,14,15	Logic one for unused inputs.
CPBYTCNT	4	Clock signal for the DMA byte counter.
CPURDY	1	Ready signal to CPU from RAM controller indicating that it will complete the data transfer.
ADJUST	3	Deskew adjustment possible after reset when switch open.




AGA
ARJ

IFP 802
R13917

INTERVAL TIMER AND DMA BYTE COUNTER
CPU - RAM ACCESS SYNCHRONIZATION
ADJUST SWITCH

Signal	Destination	Description
-,SBACCRY(8)	6	Carry signal from address counter.
SBADR(8:23)	22	DMA address counter, which controls the RC8000 memory address. SBADR(23) is the least significant bit. The counter is incremented by 2, when a RC8000 word (3 bytes) is transferred.
-,CLRSBBYTC	5	Reset signal for counter, which points at 1 of the 3 bytes in an RC8000 word.
SBBYTC(0)	5,16,17	Counter pointing at 1 of the 3 bytes in the DATAIN or the DATAOUT registers.
SBBYTC(1)	5,17	

7 SBACCRY (8)




AAJ AGA

IFP 802
R13918

DMA ADDRESS COUNTER FOR RC8000 SYSTEM BUS ADDRESS

5


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
SBADR	22	8 most significant bits of DMA address counter, which controls the RC8000 memory address.
ONED	5,6,22,26	Logic one for unused inputs.





AGA

AAJ


Signal	Destination	Description
MPRADR(1-2)	9,10,19	Output from DMA address counter to multi-port RAM address bus.
MPRADR(3-10)	9,10,18,19	
MPRACO	7,15	Least significant bit of DMA address counter. Used for multi-port RAM byte selection.
-,MPRACO	15	
ONEC	7	Logic one for unused inputs.



AAJ 26.6.81



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DATAIN(0:7)	8,24	8-bit bidirectional data bus, which transfers data between the multi-port RAM data bus and the DATAIN and DATAOUT registers.
DATAIN(8:15)	8,24	
DATAIN(16:23)	8,24	
DMADATA(0:7)	8,23	



AAJ AGA

Signal	Destination	Description
MPRADR(1-2)	7,10,19	Bus drivers for CPU connection to multi-port RAM address bus.
MPRADR(3-10)	7,10,18,19	
MPRDAT(0-B)	8,10,12,19,20	Bus transceivers for CPU connection to multi-port RAM data bus.
MPRDAT(C-F)	8,10,13,19,20	

			57					
1	58-5	PUADR 1	2	74LS244	18	MPRADR 1	148-15	7
1	58-6		4		16		148-14	7
1	58-9		6		14		148-13	7
1	58-12		8		12		158-16	7
			E					

			57					
1	58-15	PUADR 5	17	74LS244	3	MPRADR 5	158-15	7
1	58-16		15		5		158-14	7
1	58-19		13		7		158-13	7
1	59-2		11		9		140-16	7
			E					

			49					
1	59-5	PUADR 9	2	74LS244	18	MPRADR 9	140-15	7
1	59-6	A	4		16	A	140-14	7
1	59-9	B	6		14	B	140-13	7
1	59-12	C	8		12	C	150-16	7
			E					

			49					
1	59-15	PUADR D	17	74LS244	3	MPRADR D	150-15	7
1	59-16	E	15		5	E	150-14	7
1	59-19	F	13		7	F	150-13	7
1	89-2		11		9	10	168-16	7
			E					

15 55-10 CPUSEL 199

			48					
1	68-16	AD 0	2	74LS245	18	MPR.DAT 0	14-2	1
1	68-15		3		17		14-5	1
1	68-14		4		16		14-6	1
1	68-13		5		15		14-9	1
1	68-12		6		14		14-12	1
1	68-11		7		13		14-15	1
1	68-10		8		12		14-16	1
1	68-9		9		11		14-19	1
			E T					

			39					
1	68-8	AD 8	2	74LS245	18	MPR.DAT 8	4-2	1
1	68-7		3		17		4-5	1
1	68-6	A	4		16	A	4-6	1
1	68-5	B	5		15	B	4-9	1
1	68-4	C	6		14	C	4-12	1
1	68-3	D	7		13	D	4-15	1
1	68-2	E	8		12	E	4-16	1
1	68-39	F	9		11	F	4-19	1
			E T					

15 35-6 ENCPUMPDAT 199 1
1 67-4 DT

ACA

AAJ

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MPRADR(1-2)	7,9,19	Input to multi-port RAM address bus from MBA interface address register.
MPRADR(3-10)	7,9,18,19	
MPRDAT(0-B)	8,9,12,19,20	Bus drivers for IFBUS connection to multi-port RAM data bus.
MPRDAT(C-F)	8,9,13,19,20	

		74LS374					
12 20-3	IFAD 0	3 D0	Q0	2	MPRADR 1	148-15	7
12 20-5	1	4 D1	Q1	5	2	148-14	7
12 20-11	2	7 D2	Q2	6	3	148-13	7
12 20-13	3	8 D3	Q3	9	4	158-16	7
12 19-9	4	13 D4	Q4	12	5	158-15	7
12 19-5	5	14 D5	Q5	15	6	158-14	7
12 19-11	6	17 D6	Q6	16	7	158-13	7
12 19-13	7	18 D7	Q7	19	8	140-16	7
		T E					

		74LS374					
12 18-3	IFAD 8	3 D0	Q0	2	MPRADR 9	140-15	7
12 18-5	9	4 D1	Q1	5	A	140-14	7
12 18-11	A	7 D2	Q2	6	B	140-13	7
12 18-13	B	8 D3	Q3	9	C	150-16	7
13 17-9	C	13 D4	Q4	12	D	150-15	7
13 17-5	D	14 D5	Q5	15	E	150-14	7
13 17-11	E	17 D6	Q6	16	F	150-13	7
13 17-13	F	18 D7	Q7	19	10	168-16	7
		T E					

13 7-3 CPIEADR 11 1
 15 55-12 MBASEL

		74LS244					
12 20-3	IFAD 0	2	18	1	MPR.DAT 0	14-2	1
12 20-5	1	4	16	1	1	14-5	1
12 20-11	2	6	14	2	2	14-6	1
12 20-13	3	8	12	3	3	14-9	1
		E					

		74LS244					
12 19-3	IFAD 4	17	3	3	MPR.DAT 4	14-12	1
12 19-5	5	15	5	5	5	14-15	1
12 19-11	6	13	7	6	6	14-16	1
12 19-13	7	11	9	7	7	14-19	1
		E					

		74LS244					
12 18-3	IFAD 8	2	18	1	MPR.DAT 8	4-2	1
12 18-5	9	4	16	1	9	4-5	1
12 18-11	A	6	14	A	A	4-6	1
12 18-13	B	8	12	B	B	4-9	1
		E					

		74LS244					
13 17-3	IFAD C	17	3	3	MPR.DAT C	4-12	1
13 17-5	D	15	5	D	D	4-15	1
13 17-11	E	13	7	E	E	4-16	1
13 17-13	F	11	9	F	F	4-19	1
		E					




15 86-8 ENMBADAT 199

AGA





AAJ




<u>Signal</u>	<u>Destination</u>	<u>Description</u>
IFBUS(0-B) -,IFBUS(0-B)		Bidirectional, multiplexed address/ data tri-state bus, which connects the IFP 802 and the MBA 602. Differential mode signals.
IFAD (0-B)	10	Multiplexed address and data received from IFBUS.



Signal	Destination	Description
IFBUS(C-F) -,IFBUS(C-F)		Bidirectional, multiplexed address/ data tri-state bus, which connects the IFP 802 and the MBA 602. Differential mode signals.
IFAD(C-F)	10	Multiplexed address and data received from IFBUS.
IFADRO	15	Least significant address bit received from the MBA 602.
IFBHEN	15	Byte control signal from MBA 602.
-,IFREAD	12,13,15,17	Memory read command from MBA 602. Is also used to enable IFBUS drivers.
-,IFWRITE	15,17,18	Memory write command from MBA 602.
CPIFADR	10	Clock signal for address register, which holds multi-port RAM address during memory access from MBA.
-,IFACK IFACK		Response to MBA indicating that a memory read or write operation is complete.
-,IFINTR IFINTR		Generates a Multibus interrupt via the MBA 602.
-,IFRESET IFRESET		Controls the -,INIT signal on the Multibus via the MBA 602.




Signal	Destination	Description
DEVACK	29	Acknowledge signal to RC8000 System Bus master, indicating that the IFP has been addressed and received data with correct parity.
-,SBCMD(0)	14	Command received from RC8000 System Bus. Generates a reset signal for the 8086 processor and control logic.
-,SBCMD(1:3)	3	Commands received from RC8000 System Bus. Generate interrupt requests to the 8086 processor.
DEVNACK	29	Response to RC8000 System Bus master, indicating that the IFP has been addressed and received data with parity error.
-,PURESET PURESET	15,16 1,3,14,21	Reset signals for 8086 processor, 8255 I/O port, 8251A USART and DMA control logic. Generated at power-up, by an RC8000 System Reset signal or by -,SBCMD(0).
SBERROR	3,16	Indicates that an error has occurred during an IFP 802 access via the RC8000 System Bus. The following 3 status signals specify the error.
SBTIMEOUT	3	Indicates that the addressed slave unit did not respond within approximately 4 uS.
SBNACK	3	Indicates that the addressed slave unit responded with a NACK (negative acknowledge).
SBPARITY	3	Indicates parity error in the data word received during an RC8000 System Bus read operation.



AGA
ARJ


Signal	Destination	Description
CPUREQ	15	Synchronized multi-port RAM access request from 8086 processor.
MBAREQ	15	Synchronized multi-port RAM access request from MBA interface.
-,DMASEL	7,15	Selection signals from arbitration logic for multiport RAM access.
-,CPUSEL	4,9,15	
-,MBASEL	10,15	Enables address, data and control signals to RAM from DMA, CPU and MBA.
ENDMACLK	15,16	Used to generate 22.1184/2 MHz clock for DMA control logic.
-,MPREAD	19	Read command to RAM controller and enable signal for RAM output register.
-,MPWRITE	19	Write command to RAM controller.
-,MPHBSEL	19	Controls write access to the high byte (bits 8-F) of the RAM.
-,MPLBSEL	19	Controls write access to the low byte (bits 0-7) of the RAM.
-,DMAACK	16	Acknowledge signal from RAM controller to DMA control logic.
-,IFACK	13,18	Acknowledge signal from RAM controller to MBA interface.
-,ENCPUMPDAT	9	Enable signal to CPU data transceivers for data to/from multi-port RAM data bus.
-,ENDMAHBYT	8	Control byte transfer between multi-port RAM data bus and DATAIN/DATAOUT registers for RC8000 System Bus data.
-,ENDMALBYT	8	
-,ENMBADAT	10	Enables data to multi-port RAM data bus from IFBUS.



AGA
AAJ

Signal	Destination	Description
DMABUSY	5,6,7	Indicates that the DMA controller is executing a command.
CPSBREQ	26	Prepares a data transfer via the RC8000 System Bus by generating a bus master request.
DMAMPQ -,DMAMPQ	15 4,17	Access request to multi-port RAM arbitration logic from DMA control logic, Increments DMA address counters and DMA byte counter. Loads DATAOUT register in DMA write operations.
DMAINTR	3	Interrupt request to 8086 processor indicating that the DMA controller has finished an operation.
DMACLK	16	11.0592 MHz clock signal for DMA control logic.
MPRCLK	15,19	22.1184 MHz clock signal for RAM controller and multi-port RAM arbitration logic.
3.6864MHz	21	3.6864 MHz clock signal for USART timing.


PLK AA3/ AGA



IFP 802
R13928





DMA CONTROL LOGIC

Signal	Destination	Description
-,ENDATAIN(0)	24	Transfer contents of respectively DATAIN(0:7), DATAIN(8:15) and DATAIN(16:23) to the 8-bit data bus, which is connected to the multi-port RAM data bus.
-,ENDATAIN(1)	24	
-,endatain(2)	24	
CPDATAOUT(0)	23	Load respectively DATAOUT(0:7), DATAOUT(8:15) and DATAOUT(16:23) with data from multi-port RAM.
CPDATAOUT(1)	23	
CPDATAOUT(2)	23	
CPSBACO	5	Clock signals for DMA address counter, which generates RC8000 System Bus address. CPSBACO clocks bits (8:23) and CPSBAC1 clocks bits (0:7). When DMABUSY=0 the counter is loaded with data from IODAT bus, and when DMABUSY=1 the counter is incremented.
CPSBAC1	6	
CPMRACO	7	Clock signals for DMA address counter, which generates multi-port RAM address. CPMRACO clocks bits (0-F), and CPMRAC1 clocks bit 10. When DMABUSY=0 the counter is loaded with data from IODATA bus, and when DMABUSY=1 the counter is incremented.
CPMRAC1	7	
MBAACCREQ	15	Memory read or write access request from MBA602.
ENMBAACC	15	Enabling of memory access for MBA602.





PLK
ARY
AGA

Signal	Destination	Description
MBINTR	3	Interrupt request to 8086 processor. Generated at MBA write access to multi-port RAM locations: 4000-4007 hex.
-,EN8259	3	Enable signal for the 8259A interrupt controller.
-,EN8255	3	Enable signal for the 8255A peripheral interface.
-,EN8254	4	Enable signal for the 8254 interval timer.
-,EN8251	21	Enable signal for the 8251A communication interface.
-,WRSBACO	17	Write strobe for DMA address counter, which generates RC8000 System Bus address bits 8-23.
-,WRSBAC1	17	Write strobe for DMA address counter, which generates RC8000 System Bus address bits 0-7.
-,WRMPAC1	17	Write strobe for DMA address counter, which generates multi-port RAM address bit 10.
-,ROMADR	2	Enable signal for EPROM memory.
RAMADR	1,18	Indicates that the address on the PUADR address bus is within the RAM address space.
-,ENIODATA	2	Enables IODATA bus transceivers.
-,DEN	15,18	Controls enabling of bus transceivers between CPU and multi-port RAM data bus.
-,CPUMPRQ	15	Access request to multi-port RAM from 8086 processor.
-,WRCMDREG	17	Write command for the MBA access register




ARR 26.6.81 AGA

Signal	Destination	Description
RAMADR(0-7)	20	Address lines to dynamic RAM array.
-,CAS	20	Column address strobe for dynamic RAM array.
-,RAS	20	Row address strobe for dynamic RAM array.
-,XACK	15,19	Transfer acknowledge. Indicates valid data during a read cycle or data written during a write cycle.
-,SACK	4	System acknowledge. Indicates the beginning of a memory access cycle.
-,WEHIGHB	20	Write strobe for dynamic RAM array bits 8-15.
-,WELOWB	20	Write strobe for dynamic RAM array bits 0-7.
MPRDAT(0-B) MPRDAT(C-F)	8,9,10,12,20 8,9,10,13,20	Data from RAM output register to the multi-port RAM data bus.






<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MDO(0-7)	19	Data output from dynamic RAM array bits 0-7.
MDO(8-15)	19	Data output from dynamic RAM array bits 8-15.










Signal	Destination	Description
RECIR	3	Receive Interrupt to the 8259A, indicating that the USART contains a character to the CPU.
TRMIR	3	Transmit Interrupt to the 8259A, indicating that the USART is ready to accept a new character from the CPU.
-,TRD	J1,J1005	Transmit data, serial data to the console.
RTS	J1,J1005	Request to send, to the console.
DTR	J1,J1005	Data terminal Ready, to the console.
RCD	21	Received data, serial data from the console.
-,RFS	21	Ready for sending, from the console.
-,DSR	21	Data Set Ready, from the console.
1.8432MHz	4,21	Clock signal for the 8254 Baud Rate generator and 8251A system clock.

Note: 71 is front panel connector J1005 is card edge connector.



50-4	BCD	1005B-20
50-5	RES	1005B-21
50-6	DSR	1005B-22
40A-7	TRD	1005B-23
40A-6	RTS	1005B-24
40B-7	DTR	1005B-25







<u>Signal</u>	<u>Destination</u>	<u>Description</u>
I/OADDR(0:22)	22,27	Address register, which holds the RC8000 address during IFP accesses via the RC8000 System Bus.
I/OADDRPAR	27	Parity bit for RC8000 System Bus address. Odd parity is used.



AGA

APJ

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DATAOUT(0:23)	28	Data output register, which holds data to be transmitted via the RC8000 System Bus.
DATAOUTPAR(0)	29	Parity bit for DATAOUT(0:7). Odd parity is used.
DATAOUTPAR(1)	29	Parity bit for DATAOUT(8:15). Odd parity is used.
DATAOUTPAR(2)	29	Parity bit for DATAOUT(16:23). Odd parity is used.



AGA
AAJ

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DATAIN(0:23)	8	Data input register, which contains data received via the RC8000 System Bus after a read access. DATAIN(0:7), DATAIN(8:15) and DATAIN(16:23) are multiplexed to an 8-bit data bus connected to the multi-port RAM data bus.
-, DATAPAROK	14, 24	DATAPAROK=1 indicates that data received via the RC8000 System Bus has correct parity.
DATAPAROK	14	

135

28	131-6	DATA(4)	3	D0	Q0	2	DATA IN(4)	15-15
28	131-3	(5)	4	D1	Q1	5	(5)	15-16
28	132-6	(6)	7	D2	Q2	6	(6)	15-17
28	132-3	(7)	8	D3	Q3	9	(7)	15-18
28	132-14	DATA(0)	13	D4	Q4	12	DATA IN(0)	15-11
28	132-10	(1)	14	D5	Q5	15	(1)	15-12
28	131-14	(2)	17	D6	Q6	16	(2)	15-13
28	131-10	(3)	18	D7	Q7	19	(3)	15-14

17 138-4 ENDATA IN(0)

125

28	121-6	DATA(12)	3	D0	Q0	2	DATA IN(12)	15-15
28	121-3	(13)	4	D1	Q1	5	(13)	15-16
28	122-6	(14)	7	D2	Q2	6	(14)	15-17
28	122-3	(15)	8	D3	Q3	9	(15)	15-18
28	122-14	DATA(8)	13	D4	Q4	12	DATA IN(8)	15-11
28	122-10	(9)	14	D5	Q5	15	(9)	15-12
28	121-14	(10)	17	D6	Q6	16	(10)	15-13
28	121-10	(11)	18	D7	Q7	19	(11)	15-14

17 138-5 ENDATA IN(1)

115

28	111-6	DATA(20)	3	D0	Q0	2	DATA IN(20)	15-15
28	111-3	(21)	4	D1	Q1	5	(21)	15-16
28	112-6	(22)	7	D2	Q2	6	(22)	15-17
28	112-3	(23)	8	D3	Q3	9	(23)	15-18
28	112-14	DATA(16)	13	D4	Q4	12	DATA IN(16)	15-11
28	112-10	(17)	14	D5	Q5	15	(17)	15-12
28	111-14	(18)	17	D6	Q6	16	(18)	15-13
28	111-10	(19)	18	D7	Q7	19	(19)	15-14

25 174-13 CPDATA IN

17 138-6 ENDATA IN(2)

134


28	131-6	DATA(4)	1					
28	131-3	(5)	2					
28	132-6	(6)	4					
28	132-3	(7)	8					
28	132-14	DATA(0)	9					
28	132-10	(1)	10					
28	131-14	(2)	11					
28	131-10	(3)	12					
29	101-14	DATA PAR(0)	13					

124

28	121-6	DATA(12)	1					
28	121-3	(13)	2					
28	122-6	(14)	4					
28	122-3	(15)	8					
28	122-14	DATA(8)	9					
28	122-10	(9)	10					
28	121-14	(10)	11					
28	121-10	(11)	12					
29	101-10	DATA PAR(1)	13					


114

28	111-6	DATA(20)	1					
28	111-3	(21)	2					
28	112-6	(22)	4					
28	112-3	(23)	8					
28	112-14	DATA(16)	9					
28	112-10	(17)	10					
28	111-14	(18)	11					
28	111-10	(19)	12					
29	101-6	DATA PAR(2)	13					



AGRA
ARJ


Signal	Destination	Description
ADDRESSED	14	Indicates that the IFP 802 is addressed as a slave via the RC8000 System Bus.
SWITCH(4-0)	3	Output of Device Address switches to the 8255 Port B.
CPDATAIN	24	Data strobe for DATAIN register.
-,DEVDATARDY	27	Enables the System Bus address drivers.
-,SENDDATA	28,29	Enables the System Bus data drivers.




AAJ 26.6.81
AGA

Signal	Destination	Description
		The diagram shows the bus master selection logic for access to the RC8000 System Bus.
DEVBUSREQ	26,29	Bus master request signal.
DEVSELOUT	29	Bus master selection priority signal. Connected to input of the master with the next lower bus priority.
DEVSELACK	26,29	Bus master selection control signal indicating that the IFP will become busmaster when the current busmaster releases the bus.
SBREADY	3,16	Indicates the completion of a data transfer to or from a slave unit.
MASTER -,MASTER	26 14,25,26	Indicates that the IFP is busmaster.
DEVDATARDY	25,29	Generates the DATARDY and BUSBUSY signals.
-,DELACK	26	Delayed acknowledge signal generated by ACK or NACK.
-,TIMEOUT	26	Indicates that the IFP has been busmaster for approximately 4 uS.

A97/PLK









<u>Signal</u>	<u>Destination</u>	<u>Description</u>
ADDR(0:22)	25	Address received from RC8000 System Bus.
ADDRPAR	25	Parity bit for received System Bus address. Odd parity is used.



AGA
AAJ


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DATA(0:21)	24	Data received from RC8000 System
DATA(22:23)	14,24	Bus.

83








AGA

AAJ



Signal	Destination	Description
DATAOUT	25	DATAOUT=1 indicates transfer of data from master to slave. A 0 indicates data transfer in the opposite direction.
DATAPAR(2)	24	Parity bit for received data, DATA(16:23).
DATAPAR(1)	24	Parity bit for received data, DATA(8:15).
DATAPAR(0)	24	Parity bit for received data, DATA(0:7).
COMSEL	26	Bus master selection control signal.
SELIN	26	Bus master selection priority signal. Indicates that no higher priority units is requesting access to the System Bus.
PINT	14	Power low warning signal from power supply.
NACK	14,26,29	Response from slave indicating that it has received data with parity error or that it is not able to transmit correct data.
SYSRESET	29	System reset signal.
-,POK	29	Signal from power supply indicating that the dc voltages are correct.
ACK	26,29	Response from slave indicating that it has accepted or transmitted data.
BUSBUSY	26	Indicates that the System Bus is being used.
DATARDY	25,26	Indicates to the slave that address (and data) is available on the System Bus.
-, (ACK!NACK)	14,29	Used to generate SBTIMEOUT status.
ACK!NACK	26	ACK or NACK is received.
-,RESET RESET	14,26,29 26	Reset signals generated by -,POK or SYSRESET.



AGA

AAJ

ROA414 DMA Control PROM

ADDRESS octal	OUTPUTS							
	8	7	6	5	4	3	2	1
0	0	0	0	0	0	0	0	0
1	0	1	1	0	1	0	1	0
2	1	1	0	0	1	1	0	0
3	0	0	0	0	0	0	0	0
4	0	1	1	0	1	0	1	0
5	1	1	0	0	1	1	0	0
6	1	0	0	0	1	0	0	1
7	1	0	0	0	1	0	0	1
10	0	1	0	0	1	0	0	0
11	0	1	0	0	1	0	0	0
12	0	1	1	0	1	0	1	0
13	1	0	0	0	1	0	0	1
14	0	1	1	0	1	0	1	0
15	0	1	1	1	1	0	1	0
16	0	0	1	0	1	0	0	0
17	0	1	1	1	1	0	1	0
20	0	0	0	0	0	0	0	0
21	1	0	0	0	1	0	0	1
22	1	0	0	0	1	0	0	1
23	0	0	0	0	0	0	0	0
24	0	0	0	0	0	0	0	0
25	0	0	0	0	0	0	0	0
26	0	0	0	0	0	0	0	0
27	0	0	0	0	0	0	0	0
30	0	1	0	0	1	0	0	0
31	0	1	0	0	1	0	0	0
32	1	1	0	0	1	0	0	0
33	1	1	0	0	1	0	0	0
34	0	0	0	0	0	0	0	0
35	0	0	0	0	0	0	0	0
36	0	0	0	0	0	0	0	0
37	0	0	0	0	0	0	0	0

OUTPUT 1: DMAINTR*
 2: DMAMPREQ*
 3: CPSBREQ*
 4: DMABUSY*
 5: A*
 6: ROW ADDR(0)* (least significant)
 7: (1)*
 8: (2)*

ROA415 Address Decoding PROM

ADDRESS octal	OUTPUTS							
	8	7	6	5	4	3	2	1
0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0
2	0	0	0	0	0	1	0	0
3	0	0	0	0	0	1	0	0
4	0	0	0	0	0	1	0	0
5	0	0	0	0	0	1	0	0
6	0	0	0	0	0	1	0	0
7	0	0	0	0	0	1	0	0
10	0	0	0	0	0	1	0	0
11	0	0	0	0	0	1	0	0
12	0	0	0	0	0	1	0	0
13	0	0	0	0	0	1	0	0
14	0	0	0	0	0	1	0	0
15	0	0	0	0	0	1	0	0
16	0	0	0	0	0	1	0	0
17	0	0	0	0	0	1	0	0
20	0	0	0	0	0	1	1	1
21	0	0	0	0	0	1	1	1
22	0	0	0	0	0	1	1	0
23	0	0	0	0	0	1	1	0
24	0	0	0	0	0	1	1	0
25	0	0	0	0	0	1	1	0
26	0	0	0	0	0	1	1	0
27	0	0	0	0	0	1	1	0
30	0	0	0	0	0	1	1	0
31	0	0	0	0	0	1	1	0
32	0	0	0	0	0	1	1	0
33	0	0	0	0	0	1	1	0
34	0	0	0	0	0	1	1	0
35	0	0	0	0	0	1	1	0
36	0	0	0	0	0	1	1	0
37	0	0	0	0	0	0	0	0

OUTPUT 1: RAMADR
 2: -, (ROM or IOADR)
 3: -, ENROM
 4-8: UNUSED

PAL 006 Multiport Interrupt Address Decoding

TYPE: PAL16L8, AND-OR INVERT ARRAY

INPUT PINS: 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 13, 14, 15, 16, 17, 18

OUTPUT PIN: 19, 12 (unused)

INPUT																OUTPUT
1	2	3	4	5	6	7	8	9	11	13	14	15	16	17	18	19
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1
X	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1
X	X	1	X	X	X	X	X	X	X	X	X	X	X	X	X	1
X	X	X	1	X	X	X	X	X	X	X	X	X	X	X	X	1
X	X	X	X	1	X	X	X	X	X	X	X	X	X	X	X	1
X	X	X	X	X	1	X	X	X	X	X	X	X	X	X	X	1
X	X	X	X	X	X	1	X	X	X	X	X	X	X	X	X	1
X	X	X	X	X	X	X	1	X	X	X	X	X	X	X	X	1
X	X	X	X	X	X	X	X	1	X	X	X	X	X	X	X	1
X	X	X	X	X	X	X	X	X	1	X	X	X	X	X	X	1
X	X	X	X	X	X	X	X	X	X	1	X	X	X	X	X	1
X	X	X	X	X	X	X	X	X	X	X	1	X	X	X	X	1
X	X	X	X	X	X	X	X	X	X	X	X	0	X	X	1	1
X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	X	1
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	1

X = do not care.

CONNECTOR 1001, RC8000 System Bus

PIN	A ROW		B ROW		C ROW	
	SIGNAL	GEN	SIGNAL	GEN	SIGNAL	GEN
1	+5 VOLTS		+5 VOLTS		+5VOLTS	
2	0 VOLT		-,SELIN(0)		181-15	-,BUSREQ(0)
3	-	181-2	-,SELOUT(0)			-,BUSREQ(1)
4	-		-,SELIN(1)			-,COMSEL
5	-	1001B4	-,SELOUT(1)		172-15	-,SELACK
6	-		-,SYSRESET			POB
7	-	171-15	-,DATARDY		171-9	-,BUSBUSY
8	-	171-7	-,ACK			POK
9	-	172-7	-,NACK			-,PINT
10	-	102-15	-,ADDR(0)		102-9	-,ADDR(1)
11	-	161-15	(2)		161-9	(3)
12	-	161-7	(4)		161-20	(5)
13	-	102-7	(6)		102-2	(7)
14	-	152-15	(8)		152-9	(9)
15	-	151-15	(10)		151-9	(11)
16	-	151-7	(12)		151-2	(13)
17	-	152-7	(14)		152-2	(15)
18	-	142-15	(16)		142-9	(17)
19	-	141-15	(18)		141-9	(19)
20	-	141-7	(20)		141-2	(21)
21	-	142-7	(22)		142-2	-,ADDRPAR
22	-	132-15	-,DATA(0)		132-9	-,DATA(1)
23	-	131-15	(2)		131-9	(3)
24	-	131-7	(4)		131-2	(5)
25	-	132-7	(6)		132-2	(7)
26	-	122-15	(8)		122-9	(9)
27	-	121-15	(10)		121-9	(11)
28	-	121-7	(12)		121-2	(13)
29	-	122-7	(14)		122-2	(15)
30	-	112-15	(16)		112-9	(17)
31	+12 VOLTS		+12 VOLTS			+12 VOLTS
32	+5 VOLTS		+5 VOLTS			+5 VOLTS

CONNECTOR 1002, RC8000 System Bus

PIN	A ROW		B ROW		C ROW	
	SIGNAL	GEN	SIGNAL	GEN	SIGNAL	GEN
1	+5 VOLTS		+5 VOLTS		+5VOLTS	
2	0 VOLT	111-15	-,DATA(18)		111-9	-,DATA(19)
3	-	111-7	(20)		111-2	(21)
4	-	112-7	(22)		112-2	(23)
5	-	101-15	-,DATAPAR(0)		101-9	-,DATAPAR(1)
6	-	101-7	(2)		101-2	-,DATAOUT
7	-					
8	-					
9	-					
10	-					
11	-					
12	-					
13	-					
14	-					
15	-					
16	-					
17	-					
18	-					
19	-					
20	-					
21	-					
22	-					
23	-					
24	-					
25	-					
26	-					
27	-					
28	-					
29	-					
30	-					
31	-12 VOLTS		-12 VOLTS		-12 VOLTS	
32	+5 VOLTS		+5 VOLTS		+5 VOLTS	

CONNECTOR 1003

PIN	A ROW		B ROW		C ROW	
	SIGNAL	GEN	SIGNAL	GEN	SIGNAL	GEN
1	+5 VOLTS		+5 VOLTS		+5VOLTS	
2	0 VOLT					
3	-					
4	-					
5	-					
6	-					
7	-					
8	-					
9	-					
10	-					
11	-					
12	-					
13	-					
14	-					
15	-					
16	-					
17	-					
18	-					
19	-					
20	-					
21	-					
22	-					
23	-					
24	-					
25	-					
26	-					
27	-					
28	-					
29	-					
30	-					
31	-					
32	+5 VOLTS		+5 VOLTS		+5 VOLTS	


CONNECTOR 1004, MBA Connection

<u>PIN</u>	<u>GEN</u>	<u>SIGNAL</u>	<u>PIN</u>	<u>GEN</u>	<u>SIGNAL</u>
A1	30-2	IFBUS0	B1	30-3	-, IFBUS0
A2	30-6	1	B2	30-5	1
A3	30-10	2	B3	30-11	2
A4	30-14	3	B4	30-13	3
A5	29-2	4	B5	29-3	4
A6	29-6	5	B6	29-5	5
A7	29-10	6	B7	29-11	6
A8	29-14	7	B8	29-13	7
A9	28-2	8	B9	28-3	8
A10	28-6	9	B10	28-5	9
A11	28-10	A	B11	28-11	A
A12	28-14	B	B12	28-13	B
A13	27-2	C	B13	27-3	C
A14	27-6	D	B14	27-5	D
A15	27-10	E	B15	27-11	E
A16	27-14	F	B16	27-13	F
A17		IFADRO	B17		-, IFADRO
A18		IFBHEN	B18		-, IFBHEN
A19		-, IFREAD	B19		IFREAD
A20		-, IFWRITE	B20		IFWRITE
A21		LDADR	B21		-, LDADR
A22	16-2	-, IFACK	B22	16-3	IFACK
A23	16-6	-, IFINTR	B23	16-5	IFINTR
A24	16-10	-, IFRESET	B24	16-11	IFRESET
A25		0 VOLT	B25		0 VOLT

KBL666 MBA Interface Cable, Internal

<u>J1004</u>	<u>Conn. II</u>	<u>Signal</u>	<u>J1004</u>	<u>Conn. II</u>	<u>Signal</u>
A1	1	IFBUS0	A17	28	IFADRO
B1	34	-,IFBUS0	B17	12	-,IFADRO
A2	18	IFBUS1	A18	45	IFBHEN
B2	2	-,IFBUS1	B18	29	-,IFBHEN
A3	35	IFBUS2	A19	13	-,IFREAD
B3	19	-,IFBUS2	B19	46	IFREAD
A4	3	IFBUS3	A20	30	-,IFWRITE
B4	36	-,IFBUS3	B20	14	IFWRITE
A5	20	IFBUS4	A21	47	LDADR
B5	4	-,IFBUS4	B21	31	-,LDADR
A6	37	IFBUS5	A22	15	-,IFACK
B6	21	-,IFBUS5	B22	48	IFACK
A7	5	IFBUS6	A23	32	-,IFINTR
B7	38	-,IFBUS6	B23	16	IFINTR
A8	22	IFBUS7	A24	49	-,IFRESET
B8	6	-,IFBUS7	B24	33	IFRESET
A9	39	IFBUS8	A25	17	0 VOLT
B9	23	-,IFBUS8	B25	50	0 VOLT
A10	7	IFBUS9			
B10	40	-,IFBUS9			
A11	24	IFBUS10			
B11	8	-,IFBUS10			
A12	41	IFBUS11			
B12	25	-,IFBUS11			
A13	9	IFBUS12			
B13	42	-,IFBUS12			
A14	26	IFBUS13			
B14	10	-,IFBUS13			
A15	43	IFBUS14			
B15	27	-,IFBUS14			
A16	11	IFBUS15			
B16	44	-,IFBUS15			

9. ASSEMBLY DRAWING



SHORT	RC8000	WRITE	MBA ACCESS	DIAGNOSTIC	CONSOLE	IFP 802
TESTMODE	READ	TIMEOUT	NACK	BUS ERROR		

RETURN LETTER

Title: IFP802 Technical Manual

RCSL No.: 99110584

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____

Date: _____

Thank you

RCSL Nr. 48-F 0093

..... **Fold here**

..... **Do not tear - Fold here and staple**

**Affix
postage
here**

E REGNECENTRALEN
af 1979

**Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark**