
RCSL No: 30-M295

Edition: August 1981

Author: Aage Jørgensen

Title:

MBA 602

Technical Manual

Keywords:

MBA 602, IFP 801, Multibus[®]

Abstract:

This manual contains technical information including logic diagrams on the MBA 602.

(28 printed pages)

Multibus[®] is a registered trademark of Intel Corporation.

Copyright © 1981, A/S Regnecentralen af 1979
RC Computer A/S
Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

<u>TABLE OF CONTENTS</u>	<u>PAGE</u>
1. INTRODUCTION	1
2. BLOCK DIAGRAM	3
3. TIMING DIAGRAMS	4
4. LOGIC DIAGRAMS and SIGNAL DISCRPTION	6
5. PLUG LISTS	18
6. COMPONENT LIST	20
7. ASSEMBLY DRAWING	21

1. INTRODUCTION

1.

The MBA 602, Multibus adapter, is the Multibus part of two controllers connecting the RC8000 computer system and the Multibus. Connection to the RC8000 system bus is provided by the IFP 801, interface processor. The MBA 602 and the IFP 801 are interconnected by a flat cable with a maximum length of 12 meters. See figure 1.

The IFP 801 is an iAPX86 microprocessor based controller provided with a multi-port RAM with one port reserved for Multibus access through the MBA 602. The multi-port RAM is used for communication between RC8000 and Multibus units.

The MBA 602 may only act as a slave on the Multibus. A strap field on the MBA 602 allows the multi-port RAM to be divided into a local part and a shared part in 16 K-byte increments. Only the shared part is accessible from the Multibus. The shared part of the multi-port RAM may be located starting at any 16 K-byte boundary within the 1 M-byte address range of the Multibus. Multibus write access to any of the first eight locations of the shared RAM interrupts the iAPX86 processor on the IFP 801.

Under control of the IFP 801 the MBA 602 may generate a non-bus vectored interrupt on any of the eight Multibus interrupt lines. The interrupt is cleared by an I/O write command.





Figure 1: RC8000 System Bus Interface to Multibus.

ARJ 810805 RGA 810825

IFP INTERFACE CONNECTOR




MBA 602
R13242

MBA 602 MULTIBUS ADAPTER
BLOCK DIAGRAM

810814 ARJ HGA
810826

MEMORY READ COMMAND




MBA 602
R 13240

MULTIBUS READ ACCESS TO IFP MULTIPOINT MEMORY

AAJ 8108 14
 RGA 8108 25


MEMORY WRITE COMMAND






MBA 602
 R 13241

MULTIBUS WRITE ACCESS TO IFP MULTIPOINT MEMORY





<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,ADR(0-B)	5	Address signals from Multibus.
ADDA(0-B)	2	Bidirectional, Multiplexed address/data tri-state bus, connecting Multibus drivers/ receivers and IFP interface bus drivers/receivers.
ADDA(C-F)	3	









<u>Signal</u>	<u>Destination</u>	<u>Description</u>
IFBUS (0-B) -,IFBUS(0-B)		Bidirectional, multiplexed address/ data tri-state bus, which connects the MBA 602 and the IFP 801. Differ- ential mode signals.
ADDA(0-B)	1	Bidirectional, multiplexed address/ data tri-state bus, connecting Multi- bus drivers/receivers and IFP inter- face drivers/receivers.




Signal	Destination	Description
IFBUS(C-F) -,IFBUS(C-F)		Bidirectional, multiplexed address/ data tri-state bus, which connects the MBA 602 and the IFP 801. Differ- ential mode signals.
ADDA(C-F)	1	Bidirectional, multiplexed address/ data tri-state bus, connecting Multibus drivers/receivers and IFP interface drivers/receivers.
IFADRO -,IFADRO		Least significant address bit to IFP 801.
IFBHEN -,IFBHEN		IFBHEN and IFADRO control byte/word accesses to/from IFP memory.
-,IFREAD IFREAD		Memory read command to IFP.
-,IFWRITE IFWRITE		Memory write command to IFP.
IFADRLD -,IFADRLD		Control signal to IFP indicating that an address is available on the IFBUS.
-,MEMACK MEMACK	3,6 4	Response from IFP indicating that a read or write operation is com- plete.
CPINTR	5	Sets the Multibus interrupt flip- flop.
IFINIT	4	Reset signal from IFP controlling the -,INIT signal on the Multibus.






Signal	Destination	Description
- ,MADR(E-10)	1	Three most significant bits of the memory address. Generated by the address transformation logic.
BLKSEL	4	Indicates that one of the visible 16 kbyte memory blocks is addressed.
ONEA	4,5	Logic one for unused inputs.
SEGSEL	4	Indicates that the address is within the selected 128 K byte segment.
MEMREAD	1,4,6	A memory read command is received and the address is within the decoded range.
MEMCMD	6	MEMCMD = MEMREAD or MEMWRT.
- ,MEMWRT MEMWRT	2,3,4 6	A memory write command is received and the address is within the decoded range.
ENIFDRV	2,3	Enable signal for the IFBUS line drivers.
- ,ADREN	1,4,6	Enable signal for Multibus address line receivers.
- ,ENIFREC	2,3	Enable signal for the IFBUS line receivers.
- ,WORDEN	1	Enable signal for Multibus data tranceiver.
- ,SWAPEN	1	Enable signal for the Multibus swap byte data tranceiver.
ONEB	4,5	Logic one for unused inputs.
- ,XACK		Control signal to Multibus indicating that a read or write operation is complete.
- ,INIT	5	Reset signal to/from Multibus.



Signal	Destination	Description
-,IOSEL	5	Output from I/O address decoder.
-,INT(0-7)		Interrupt request signals to Multibus.
-,INTRESET	4,5	Reset signal for interrupt request flip-flop.
IOCMD	4,5	An I/O write command is received and the unit is addressed.
ADRO	3,4	Least significant address signal received from Multibus.
ADR(1-8)	5	Address signals received from Multibus.
BHEN	3,5	Byte control signal from Multibus.
MRDC	4	Memory read command from Multibus.
MWIC	4	Memory write command from Multibus.
INIT	3,5	Reset signal from Multibus.
-,HIGHBYTE	4	Byte control signal from Multibus.



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
LDADR	3,6	Control signal indicating that an address is available on the IFBUS.
ADREN	4	Controls multiplexing of address and data.
-,IFRD	3	Memory read command to IFP. Indicates also that the IFBUS is available for transfer of data from the IFP to the MBA.
-,IFWRT	3	Memory write command to IFP. Indicates also that data is available on the IFBUS:
CLOCK	6	22.1184 MHz clock for logic controlling transfer of address and data between IFP and MBA.



P1: MULTIBUS CONNECTOR

COMPONENT SIDE			CIRCUIT SIDE		
PIN	SOURCE	MNEMONIC	PIN	SOURCE	MNEMONIC
1		0V	2		0V
3		+5V	4		+5V
5		+5V	6		+5V
7	1)	+12V	8	1)	+12V
9	1)	-5V	10	1)	-5V
11		0V	12		0V
13	1)	-,BCLK	14	3-6	-,INIT
15		-,BPRN	16	P1-15	-,BPRO
17	1)	-,BUSY	18	1)	-,BREQ
19		-,MRDC	20		-,MWTC
21	1)	-,IORC	22		-,IOWC
23	32-11	-,XACK	24		-,INH1
25	1)	Reserved	26	1)	-,INH2
27		-,BHEN	28		-,AD10
29	1)	-,CBRQ	30		-,AD11
31	1)	-,CCLK	32		-,AD12
33	1)	-,INTA	34		-,AD13
35	21-10	-,INT6	36	21-9	-,INT7
37	21-12	-,INT4	38	21-11	-,INT5
39	21-14	-,INT2	40	21-13	-,INT3
41	21-16	-,INT0	42	21-15	-,INT1
43		-,ADRE	44		-,ADRF
45		-,ADRC	46		-,ADRD
47		-,ADRA	48		-,ADRB
49		-,ADR8	50		-,ADR9
51		-,ADR6	52		-,ADR7
53		-,ADR4	54		-,ADR5
55		-,ADR2	56		-,ADR3
57		-,ADRO	58		-,ADR1
59	61-13	-,DATE	60	61-12	-,DATF
61	61-15	-,DATC	62	61-14	-,DATD
63	61-17	-,DATA	64	61-16	-,DATB
65	61-19	-,DAT8	66	61-18	-,DAT9
67	41-13, 51-13	-,DAT6	68	41-12, 51-12	-,DAT7
69	41-15, 51-15	-,DAT4	70	41-14, 51-14	-,DAT5
71	41-17, 51-17	-,DAT2	72	41-16, 51-16	-,DAT3
73	41-19, 51-19	-,DAT0	74	41-18, 51-18	-,DAT1
75		0V	76		0V
77	1)	Reserved	78	1)	Reserved
79	1)	-12V	80	1)	-12V
81		+5V	82		+5V
83		+5V	84		+5V
85		0V	86		0V


1: The signal is not used on this board.

P1: IFP INTERFACE CONNECTOR

<u>PIN</u>	<u>SOURCE</u>	<u>MNEMONIC</u>	<u>PIN</u>	<u>SOURCE</u>	<u>MNEMONIC</u>
1	123-2	IFBUS0	2	123-3	-, IFBUS0
3	123-6	IFBUS1	4	123-5	-, IFBUS1
5	123-10	IFBUS2	6	123-11	-, IFBUS2
7	123-14	IFBUS3	8	123-13	-, IFBUS3
9	102-2	IFBUS4	10	102-3	-, IFBUS4
11	102-6	IFBUS5	12	102-5	-, IFBUS5
13	102-10	IFBUS6	14	102-11	-, IFBUS6
15	102-14	IFBUS7	16	102-13	-, IFBUS7
17	93-2	IFBUS8	18	93-3	-, IFBUS8
19	93-6	IFBUS9	20	93-5	-, IFBUS9
21	93-10	IFBUSA	22	93-11	-, IFBUSA
23	93-14	IFBUSB	24	93-13	-, IFBUSB
25	82-2	IFBUSC	26	82-3	-, IFBUSC
27	82-6	IFBUSD	28	82-5	-, IFBUSD
29	82-10	IFBUSE	30	82-11	-, IFBUSE
31	82-14	IFBUSF	32	82-13	-, IFBUSF
33	83-2	IFADRO	34	83-3	-, IFADRO
35	83-6	IFBHEN	36	83-5	-, IFBHEN
37	83-10	-, IFREAD	38	83-11	IFREAD
39	83-14	-, IFWRITE	40	83-13	IFWRITE
41	122-2	IFADRLD	42	122-3	-, IFADRLD
43		-, IFACK	44		IFACK
45		-, IFINTR	46		IFINTR
47		-, IFRESET	48		IFRESET
49		GROUND	50		GROUND

COMPONENT LIST

<u>REFERENCE</u>	<u>DESCRIPTION</u>	<u>QTY</u>
U1, U11, U81	P3205	3
U3	SN7438N	1
U13	SN74LS74N	1
U22	SN74LS148N	1
U23	SN74S02N	1
U31, U41, U51, U61, U71	8287	5
U32	DM8098N	1
U33	SN74LS00N	1
U42, U52	SN74S240N	2
U43, U63	SN74S10N	2
U53	SN74S04N	1
U62	AM25LS2521PC	1
U73, U92, U103, U112, U113	AM26LS32PC	5
U82, U83, U93, U102, U122, U123	AM26LS31PC	6
U101	SN74S00N	1
U111	SN74S175N	1
U121	P8284A	1
U72	Switch, 8 position DIP	1
C1-4	Capacitor, tantal, 22 μ F, 15 V	4
C5	Capacitor, 6.8 pF	1
+5 V decoupling	Capacitor, 47nF, 16V	16
R1-2	Resistor, 22 Kohm, 1/8W	2
R3-6	Resistor, 1 Kohm, 1/20W	4
SIL1-2	Resistor network, 9x1 Kohm	2
SIL3-7	Resistor network, 4x150 ohm	5
XTAL	Crystal, 22.1184 MHz	1



- Pos 2: Memory segment address selection.
- Pos 12: Memory address transformation.
- Pos 21: Interrupt line selection.
- Pos 72, 91: I/O address selection.

MBA 602
Assembly drawing



RETURN LETTER

Title: MBA 602, Technical Manual

RCSI. No.: 30-M295

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____


Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

**Affix
postage
here**

 **REGNECENTRALEN**
af 1979
Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark