
RCSL No: 99 0 00805
Edition: Nov. 1984.
Author: Villy Hansen

Title: Technical Manual for FPA 803,
Front-end Processor Adapter.

Keywords:

RC8000, RC8401, FPA 803, Peripheral Device, Fron-end Processor Adapter, Technical Manual.

Abstract:

This publication is a Technical description of the front-end processor adapter - FPA803 - designed to connect the RC8000 computer to the RC3600 or RC3500 computer.

(134 printed pages) .

FOREWORD.

FCO 18-075 is included in this documentation.

3.1.1	DESCRIPTION	1
3.1.2	BLOCK DIAGRAM	Dwg. No. A12899
3.1.3	TIMING DIAGRAMS	
	TC 1 Next Address Timing	Dwg. No. A13862
	TC 2 Internal BUS Timing	Dwg. No. A13863
	TC 3 Transmit/Receive Timing	Dwg. No. A14246
	TC 4 Transmit/Receive Detail	Dwg. No. A14247
3.1.4	LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION	
	Signal List p. 1.....	Dwg. No. A14248
	Clock osc. & Power Reset p. 1.....	Dwg. No. A14249
	Signal List p. 2	Dwg. No. A26047
	Device Functions Start & Reset p. 2.....	Dwg. No. A14250
	Signal List p. 3	Dwg. No. A26048
	u Address Register p. 3	Dwg. No.
	Signal List p. 4	Dwg. No. A26049
	u Address Store p. 4	Dwg. No. A14252
	Signal List p. 5	Dwg. No. A26050
	Condition Selector p. 5	Dwg. No.
	Signal List p. 6	Dwg. No. A26051
	u Controller 0:7 p. 6	Dwg. No. A14254
	Signal List p. 7	Dwg. No. A26052
	u Controller 8:15 p. 7	Dwg. No. A14255
	Signal List p. 8	Dwg. No. A26053
	u Controller 16:23 p. 8	Dwg. No. A14256
	Signal List p. 9	Dwg. No. A26054
	Carry Look Ahead & F = 0 p. 9	Dwg. No. A14257
	Signal List p. 10	Dwg. No. A14258
	Proms for u Controller p. 10	Dwg. No.
	Signal List p. 11	Dwg. No. A14260
	Converting of Do - functions p. 11	Dwg. No.
	Signal List p. 12	Dwg. No. A26055
	Proms for Constants p. 12	Dwg. No. A14262

Signal List p. 13.....	Dwg. No. A25823
Data Selector 0:7 p. 13	Dwg. No. A14263
Signal List p. 14	Dwg. No. A26065
Data Selector 8:15 p. 14	Dwg. No. A14264
Signal List p. 15	Dwg. No. A25825
Data Selector 16:23 p. 15	Dwg. No. A14265
Signal List p. 16	Dwg. No. A26056
Device Address Decoding p. 16	Dwg. No. A14266
Signal List p. 17	Dwg. No. A26057
Parity Checker & Generator p. 17	Dwg. No. A14267
Signal List p. 18	Dwg. No. A26058
I/O Data Register 0:11 p. 18	Dwg. No. A14268
Signal List p. 19	Dwg. No. A24730
I/O Data Register 12:23 & I/O Data Parity Register 0:2 p. 19	Dwg. No. A14269
Signal List p. 20	Dwg. No. A24731
RC 8000 Data Bus Transceivers p. 20	Dwg. No. A14270
Signal List p. 21	Dwg. No. A24732
I/O Address Register p. 21	Dwg. No. A14271
Signal List p. 22	Dwg. No. A24733
RC 8000 Address Transceivers p. 22	Dwg. No. A14272
Signal List p. 23	Dwg. No. A14273
Data Transfer Control Logic p. 23	Dwg. No. A14274
Signal List p. 24	Dwg. No. A26059
Bus Status p. 24	Dwg. No. A14275
Signal List p. 25	Dwg. No. A26060
Bus Master Selection Logic p. 25	Dwg. No. A14276
Signal List p. 26	Dwg. No. A14277
Transmitter Control p. 26	Dwg. No. A14278
Signal List p. 27	Dwg. No. A26061
Transmitter Char. Buffer & Transmitter Char. Register p. 27	Dwg. No. A14279
Signal List p. 28	Dwg. No. A26062
Receiver Control & Receiver Char. Register p. 28	Dwg. No. A14280
Signal List p. 29	Dwg. No. A26063
Data Lines to and from Front-end Processor p. 29	Dwg. No. A14281

	Signal List p. 30	Dwg. No. A14282
	Control Lines to Front-end Processor p.30..	Dwg. No. A14283
	Signal List p. 31	Dwg. No. A26064
	Control Lines from Front-end Processor p. 31	Dwg. No. A14284
	Indicators p. 32	Dwg. No. A14285
3.1.5	MICROPROGRAM	
	Microprogram format.....	Dwg. No. A13887
	Register Layout	Dwg. No. A13888
	Instructions and Conditions	Dwg. No. A13889
	Command And Status Survey	Dwg. No. A12844
	Microprogram Flowcharts	
	Power on reset, Reset unit and Idle	Dwg. No. A12845
	Fetch Channel Program Address	Dwg. No. A12846
	Fetch Command	Dwg. No. A12847
	Command Decoding	Dwg. No. A12848
	Stop	Dwg. No. A12849
	Interrupt.....	Dwg. No. A12850
	Write program part 1	Dwg. No.
	Write program part 2	Dwg. No. A12852
	Read program part 1	Dwg. No. A12853
	Read program part 2	Dwg. No. A12854
	Read program part 3	Dwg. No. A12855
3.1.6	ASSEMBLY DRAWINGS	
	Assembly Drawing	Dwg. No. A12885
3.1.7	PLUGLISTS	
	Plug 1001	Dwg. No. A24748
	Plug 1002	Dwg. No. A24749
	Plug 1004	Dwg. No. A24750
	Plug 1005	Dwg. No. A24751

CONTENTS (continued)	PAGE
3.1.8 COMPONENT LIST	
Part 1	93
Part 2	94
Part 3	95
Part 4	96
Part 5	97
3.1.9 COMPONENTS DESCRIPTIONS AND SPECIFICATIONS	
Promlists - 20 drawings	
Promlist 1	98
Promlist 2	99
Promlist 3	100
Promlist 4	101
Promlist 5	102
Promlist 6	103
Promlist 7	104
Promlist 8	105
Promlist 9	106
Promlist 10	107
Promlist 11	108
Promlist 12	109
Promlist 13	110
Promlist 14	111
Promlist 15	112
Promlist 16	113
Promlist 17	114
Promlist 18	115
Promlist 19	116
Promlist 20	117
3.2 CABLE DOCUMENTS	
Transmitter Jack - J1 with signal names... Dwg. No. A12886	
Autoload Jack J2 with signal names Dwg. No. A24703	
Receiver Jack J3 with signal names Dwg. No. A12887	
Internal transmitter cable CBL 813 with signal names Dwg. No. A12888	
Internal receiver cable CBL 814 with signal names Dwg. No. A12889	
CBL 817 with signal names Dwg. No. A12890	

The FPA 801 is an asynchronous controller intended for use as interconnecting medium between the RC 8000 computer and the RC 3600 / RC 3500 computer.

FPA 801 contains two sub-devices, called the TRANSMITTER and the RECEIVER.

Although transmission cannot take place in both directions simultaneously, the FPA 801 acts from a programmers point of view as two independent devices, each running their own program simultaneously.

FPA 801 is constructed around a 24 bits wide tree-state bus (refer to BLOCK-DIAGRAM SECTION 3.1.2)

Sources to the bus are:

1. Register ALU (AM 2901)
2. Data Selector, which gates following registers to the internal bus:
 - a.) Device selector switch
 - b.) I/O DATA-IN register
 - c.) Constant Proms
 - d.) Receiver Character register

Destinations on the bus are:

1. Register ALU (AM 2901)
2. Data selector, which routes data to the transmitter character register
3. I/O DATA-OUT Register
4. I/O ADDRESS Register
5. Parity checker / generator

Transfer of data between registers on the bus is under control of the microprogram, which executes following macroinstructions under control of the RC 8000 computer:

- | | |
|-----------|---|
| a.) Read | receive characters from the opposite controller |
| b.) Write | transmit characters to the opposite controller |
| c.) Sense | transfer status to RC 8000 memory |

- d.) Control send autoloading signal or transmit an all zero character
- e.) Wait wait for an attention event or a new start
- f.) Stop stop channel program

The Register ALU holds the following 16 registers, of which 8 are assigned to the transmitter and 8 are assigned to the receiver :

- 0. Description Address
- 1. Channel Program Address
- 2. First Word Address
- 3. Character Counter
- 4. Buffer
- 5. Remaining Char. Count
- 6. Event status
- 7. Command register

The transmitter and receiver register names are identical.

Besides the above mentioned registers the Register ALU contain an arithmetic logic unit, which is used when counters and address registers has to be incremented / decremented and when status bits in the status register is set and cleared.

I/O DATA register and I/O ADDRESS register are via TEXAS 75138 transceivers connected to the RC 8000 standard bus. When I/O DATA register and I/O ADDRESS register data are present on the internal bus the parity is generated / checked by the Parity checker / generator.

Communication with RC 8000 takes place via the standard unified bus. Operations are initiated by means of an output operation, which addresses the receiver or the transmitter. Hereafter the communication takes place via a channel program stored in the memory. Once started FPA 801 fetches its commands in the channel program and executes the commands without the engagement of the CPU. Data to be written or read from front end are transferred directly between FPA 801 and memory.

When the channel program has been executed, it is normally terminated with a STOP command which transfers status to memory and interrupts the CPU.


The communication with the opposite controller takes place via a set of output and a set of input lines. The output lines and input lines are completely symmetrical, each set consisting of:

9 data lines incl. a parity line

7 control lines

Included in the control lines is an autoloading request line, which is necessary to be able to initiate an autoloading procedure in the opposite controller under RC 8000 program control and vice versa. The communication is asynchronous on character basis.

to and from
FRONT END



Block Diagram

CP 2

μ ADDRESS REG

NEXT ADDRESS PROMS

EKS. 1

- BUS RDY

- BUS ERROR

- CONDITION 0

- CONDITION 1

EKS. 2 (WORST CASE)

- TRANSMITTER DONE

- CONDITION 0

EKS. 3


REC DONE

- CONDITION 0

EKS. 4

CONDITIONS FROM RALU
(INTERN BUS 22, 23)

- CONDITION 0 or 1



SHADED AREAS = UNDEFINED STATE

800220 VH 800703 JQM

CP 2

INTERNAL BUS
(DATA FROM REGISTER
ALU)

The min value is composed
of :

CP 2 → μADDR. REG.	8
μADDR. REG. → SOURCE ADDR	12
SOURCE ADDR → BUS	5
	~ 25 nS


The RALU sends data to
TRANSMITTER BUFFER or
I/O DATA REGISTER or
I/O ADDRESS REGISTER, These
REGISTERS demands the INTERNAL
BUS to be defined as follows :

INTERNAL BUS
(DATA FROM BUS DATA
SELECTOR)


The max. value is composed
of :

CP 2 → μADDR. REG	32 nS
μADDR. REG →	
SOURCE ADDRESS	87 nS
SOURCE ADDR → BUS	21 nS
	~ 140 nS

Data from data selector
are send to the RALU
via the bus. The RALU
demands the bus to be
defined as follows :






B1	1	53-11
B2	1	53-9
<u>AT TRANSMITTER</u>		
TRM. BLCK. END	26	33-9
; CLEAR TRM. DONE	11	42-13
; TRM DONE	26	32-6
; CHAR RDY	26	13-7
; SET REQUEST	26	13-9
REQUEST OUT	26	12-5
REQ ACK IN	26	63-10
TRM CHAR BUFF	27	
TRM CHAR REG	27	
CHAR COUNTER	RALU	
LAST CHAR OUT	26	12-9
<u>AT RECEIVER</u>		
REQUEST IN	2	83-9
; SET ACK	28	62-9
RECEIVER DONE	28	64-9
; CLEAR REC DONE	11	42-14
REQ ACK OUT	28	64-6
RECEIVE BLCK END	28	100-9
CHAR COUNTER	RALU	
; LAST CHAR IN	31	129-5
DATA RECEIVER 0-7	29	
REC CHAR REG 0-7	28	
PARITY ERROR	28	100-7







SIGNAL	DESTINATION	DESCRIPTION
B 1	26	Clock Pulse ~ 2.666 Mhz.
CP 2	2 3 4 11	Clock Pulse ~ 2.666 Mhz. Period 375 nS, duty cycle 33%. This CP is used by the μ -address register. Clock Pulses to RALU are derived from this pulse.
CP 3	4	Clock Pulse ~ 2.666 Mhz. Period 375 nS, duty cycle 16.6%. This clock pulse strobes the write signal to the μ -address store.
END	2 26 28	END signals the end of a channel program. The signal is also high during the Power Reset condition.
-, POWER RESET A	4 23 25	
-, POWER RESET B	26 2	
POWER OK	18 21	This signal together with MASTER and DATA OUT strobes DATA and ADDRESS to RC 8000 BUS.
-, POWER OK	23 30	
-, RESET SUB DEV	4	This signal resets the SUB DEV SEL FF to select of the receiver during power reset, thus inhibiting generation of a RESET LINE OUT signal when POWER OK becomes true.
B 2	2 26 28	Clock pulse 2.666 Mhz.

Unit FPA803	CLOCK OSC & POWER RESET	
Dwg. No. A14248		1



NOTE 1:
Not on PCB
for reference
only



82.09.01 VH 82.09.06 ABP Rev. 83.03.03 ABP


SIGNAL	DESTINATION	DESCRIPTION
ATTENTION	5	Reset signal received from opposite controller.
-,RESET	5	Device function "Reset unit."
RESET OUT	3	Reset signal to opposite controller.
	5	The signal is also used to initiate the μ - address logic
	11 30	
REQUEST IN	5	Data or status Request from opposite controller
	28	
-,START	5	Device function "Start Channel Program."

Unit FPA803	DEVICE FUNCTIONS START & RESET	
Dwg. No. A26047		2

SIGNAL	DESTINATION	DESCRIPTION
<p>μ ADDR. REG 0-7</p>	<p>4 5 10 11 12</p>	<p>μ Address Register is used as address to the micro program PROM'S.</p>
<p>NEXT CONDITION 0</p>	<p>5</p>	<p>Next Condition 0 and 1 is generated by the micro program and may be used as the two least significant bits of the next micro address.</p>
<p>NEXT CONDITION 1</p>	<p>5</p>	<p>Refer to next Condition 0</p>

<p>Unit FPA803</p>	<p>μ ADDRESS REGISTER</p>	<p></p>
<p>Dwg. No. A26048</p>	<p></p>	<p>3</p>

If W = 0V on 74298 then inputs a0 to d0 are selected.




SIGNAL	DESTINATION	DESCRIPTION
μ ADDR STORE 0-7	3	The μ Address Store consists of two words, one word for the RECEIVER part of FPA 802 and one word for the TRANSMITTER. The store holds the micro address of the subdevice not currently running.
SUB DEV SEL	2	The Sub Device Selector FF indicates which sub device is currently running.
	5	
	6	
	7	
	8	
SUB DEV SEL	2	
	30	
CHANGE DEV! POWER RESET A	2	This signal is used to inhibit the RESET OUT signal during change of sub device.

Designed by
Drawn by
Dwg. Office Check

Unit FPA803	μ ADDRESS STORE	
Dwg. No. A26049		4

82.09.01 VH 82.09.06 ABP Rev. 83.03.03 ABP




ADDRESS	1	0	
WORD 0	0	0	RECEIVER μ ADDR. STORE
WORD 1	0	1	TRANSMITTER μ ADDR. STORE
WORD 2	1	0	NOT USED
WORD 3	1	1	NOT USED

SUB. DEV. SEL. = "1" ~ TRANSMITTER
 SUB. DEV. SEL. = "0" ~ RECEIVER

SIGNAL	DESTINATION	DESCRIPTION
<p>-,CONDITION 0</p> <p>-,CONDITION 1</p>	<p>3</p> <p>3</p>	<p>The two outputs from the condition selector is always used as the two least significant bits of the micro address. Condition 1 is the least significant bit.</p> <p>By means of this selector two conditions can be selected at a time, thus making it possible to, jump to 4 different micro addresses.</p> <p>The 2 x 15 conditions is selected by the micro program via the PROM'S IC 57 and IC 59.</p>


<p>Unit</p> <p>FPA803</p>	<p>-----</p> <p>CONDITION SELECTOR</p> <p>-----</p>	<p>-----</p>
<p>Dwg. No.</p> <p>A26050</p>	<p>-----</p>	<p>5</p>

2 31-6 RESET OUT



7 CONDITION 0

2 31-6 RESET OUT



JUMPER IN POS "D"
TIMER DISABLE


7 CONDITION 1

84Q131 VH 84J109 OKJ

SIGNAL	DESTINATION	DESCRIPTION
F = 0 0 : 3	9	Diagrams 6, 7, and 8 show the Register-Arithmetic-Logic-Unit (RALU) used in FPA 802. The RALU performs via a micro-program all of the functions associated with the communication. The data outputs and inputs of the RALU are connected to the FPA 802 internal bus.
F = 0 4 : 7	9	
G 0 : 3	9	
G 4 : 7	9	
INTERN BUS 0-7	13	The RALU contains 16 directly addressable, two port, general purpose registers, and one separate Q-register. The Q-register is not utilized in FPA 802. 8 of the general purpose registers are assigned to the receiver part of FPA 802 and 8 are assigned to the transmitter part. The registers, which have the same meaning in both sub-devices, hold the following information:
P 0 : 3	9	
P 4 : 7	9	
		<ul style="list-style-type: none"> 0: Description Address 1: Channel Program Address 2: First Word Address 3: Character Counter 4: Data Buffer 5: Remaining Char. Count 6: Event Status 7: Command Register
		<p>The registers are addressed via the micro-program by means of A SEL 1-3 and Destination address 0-2.</p>

Designed by	
Drawn by	
Dwg. Office Check	

Unit	FPA803	
Dwg. No.	A26051	6
μ CONTROLLER 0 : 7		



82.09.01 VH 82.09.06 ABP


SIGNAL	DESTINATION	DESCRIPTION
		Continued from Diagram 6
F = 0 8 : 11	9	<p>The RALU function to be executed is under control of the instruction bits 0-7, which are generated by the microprogram. The FPA 802 RALU is connected to utilize the carry look-ahead technique, which makes a cycle time of 215 nS possible, however, additional time is required for the micro Address Register and the RALU address/function PROM's to settle so the total cycle time becomes 305 nS.</p> <p>G and P outputs are the conventional carry generate and carry propagate signals associated with the look ahead technique.</p> <p>The F = 0 outputs indicate that the output of the alu is all zeroes. These outputs are all wired together and used as a condition in the microprogram.</p>
F = 0 12 : 15	9	
G 8 : 11	9	
G 12 : 15	9	
INTERN BUS 8 : 15	13	
P 8 : 11	9	
P 12 : 15	9	
Q SHIFTER 8	6	
RAM SHIFTER 8	6	

Designed by
Drawn by
Dwg. Office Check

Unit FPA803	μ CONTROLLER 8 : 15	
Dwg. No. A26052		7

RAM SHIFTER 8

Q SHIFTER 8




82.09.01 VH 82.09.06 ABP Rev. 83.03.03 ABP

SIGNAL	DESTINATION	DESCRIPTION
F = 0 16:19	9	
F = 0 20:23	9	
G 16:19	9	
G 20:23	9	
INTERN BUS 16:23	13	
P 16:19	9	
P 20:23	9	
Q SHIFTER 16	7	
RAM SHIFTER 16	7	

Unit FPA803	μ CONTROLLER 16:23	
Dwg. No. A26053		8



RAM SHIFTER 16
Q SHIFTER 16



82.09.01 VH 82.09.06 ABP

SIGNAL	DESTINATION	DESCRIPTION
Ci 0 : 3 Ci 8 : 11 Ci 12:15 Ci 16:19 Ci 4 : 7 F = 0	6 7 7 8 6 5	<p>This diagram shows the carry look ahead circuits. The generated Ci outputs are lead to the carry inputs of the respective RALU sections.</p> <p>The F = 0 output is a wired - or result of the F = 0 outputs from the different RALU sections.</p> <p>The output is terminated with a 390 E resistor since the F = 0 outputs from RALU sections are open - collectors.</p>

Unit	FPA803	CARRY LOOK AHEAD & F = 0.
Dwg. No.	A26054	9




82.09.01 VH 82.09.06 ABP

SIGNAL	DESTINATION	DESCRIPTION
A SEL 1-3 Ci 20:23	6, 7, 8 8 9	The PROM's in this diagram are primarily used in connection with the RALU. I0-18 are instruction bits to the RALU. A SEL 1-3 and DEST ADDR 0-2 are A and B address 1-3 to the RALU. SOURCE and DEST addresses are used by some registers outside the RALU.
DEST ADDR 0-2 EXTERN SOURCE	6,7,8,26,27 6 7 8 13 14	The EXTERN SOURCE signal when logical 1 will gate data from the DATA selector to the internal bus, while a logical 0 will gate data from the RALU to the internal bus. Ci 20:23 signal is the carry input to the least significant bit of the RALU.
I0-18 SOURCE ADDR 0 -, SOURCE ADDR 1	6, 7, 8 12 13 14 15	
-, SOURCE ADDR 2	13 14 15	


Unit FPA803	PROM's for μ CONTROLLER	
Dwg. No. A14258		10

840131 VH... 841109 OKJ



SIGNAL	DESTINATION	DESCRIPTION
-,CHANGE DEVICE	2 3 4	This signal when low causes the Sub Device Selector to change state i.e. the other sub device becomes selected.
-,CLEAR REC. DONE	28	This signal starts the receiver and causes a Request Ack signal to be sent to the opposite controller provided a Request in signal is present.
-,CLEAR TRM. DONE	26	This signal starts the transmitter, loads the transmitter buffer and causes a Request signal to be sent to the opposite controller.
-,ENABLE CLEAR EVENT	2	This signal enables clear of the Reset in FF, which holds the reset received information from the opposite controller.
-,END OF PROGRAM	1	Indicates the end of a channel program.
FUNCTION 1,2,3	This diag.	These bits control the clock pulses to the RALU, and make it possible to transfer 8-bits characters to the RALU.
FUNCTION 4	23 26	This parameter is used to control the Data Out Out FF, and in conjunction with the Load Intern Status signal to set/clear the internal status FF 'S.
FUNCTION 5,6,7	This diag.	These signals are via a 3 to 8 decoder converted to 7 do-functions.
-,LOAD I/O ADDRESS REGISTER.	21 23 24	This signal loads the I/O Address Register from the internal FPA 802 bus, and simultaneously a RC 8000 bus transfer is requested.
-,LOAD I/O DATA REG.	18 23	This signal loads the I/O Data Register from the internal FPA 802 bus.
-,LOAD INTERN STATUS	This diag.,	Refer to the function 4 signal.
REG ALU CP 0:7	6	Clock pulse to the RALU.
REG ALU CP 8:15	7	Clock pulse to the RALU.
REG ALU CP 16-23	8	Clock pulse to the RALU.




Unit	FPA803	DO-FUNCTIONS	
Dwg. No.	A14260		11



84Q131 VH 841109 OKJ

SIGNAL	DESTINATION	DESCRIPTION
CONSTANT PROM BIT 0	This diag.	Outputs from the constants circuits are wired to the data selector from which the constants can be send to the internal bus, when the constant PROM'S are selected as source. The constants are used when counters or registers has to incremented or decremented, and when status bits are set.
CONSTANT PROM BIT 1	This diag.	
CONSTANT PROM BIT 2	13	
CONSTANT PROM BIT 4	13	
CONSTANT PROM BIT 20	15	
CONSTANT PROM BIT 21	This diag.	
CONSTANT PROM BIT 22	15	
CONSTANT PROM BIT 23	This diag.	
CONSTANT BIT 0	13	
CONSTANT BIT 1	13	
CONSTANT BIT 21	15	
CONSTANT BIT 23	15	

Unit FPA803	PROM'S for CONSTANTS	
Dwg. No. A26055		12




82.09.01 VH 82.09.06 ABP Rev. 83.03.03 ABP

SIGNAL	DESTINATION	DESCRIPTION
INTERNAL BUS 0-23	6, 17, 18, 21, 27	<p>The FPA 802 internal bus is a tri-state bus 24-bits wide. The internal bus has two main sources:</p> <ol style="list-style-type: none"> 1. The RALU 2. The data selector <p>By means of the data selector 4 different data sources can be gated to the internal bus:</p> <ol style="list-style-type: none"> 1. RECEIVER CHARACTER REG 2. DEVICE NUMBER SWITCH 3. CONSTANTS 4. I/O DATA REGISTER

Designed by	Drawn by	Dwg. Office Check
-------------	----------	-------------------

Unit FPA 802	DATA SELECTOR 0 : 7 TO INTERNAL BUS	
Dwg. No. A25823		13




82.09.01 VH 82.09.06 ABP

SIGNAL	DESTINATION	DESCRIPTION
INTERNAL BUS 0-23	7, 17, 18, 21, 27	<p>The FPA 802 internal bus is a tri-state bus 24-bits wide. The internal bus has two main sources:</p> <ol style="list-style-type: none"> 1. The RALU 2. The data selector <p>By means of the data selector 4 different data sources can be gated to the internal bus:</p> <ol style="list-style-type: none"> 1. RECEIVER CHARACTER REG 2. DEVICE NUMBER SWITCH 3. CONSTANTS 4. I/O DATA REGISTER
-, EXTERN SOURCE	15	

Designed by
Drawn by
Dwg. Office Check

Unit FPA803	DATA SELECTOR 8 : 15 TO INTERNAL BUS	
Dwg. No. A26065		14

82.09.01 VH 82.09.06 ABP





SIGNAL	DESTINATION	DESCRIPTION
INTERNAL BUS 0-23	8, 17, 18, 21, 27	<p>The FPA 802 internal bus is a tri-state bus 24-bits wide. The internal bus has two main sources:</p> <ol style="list-style-type: none"> 1. The RALU 2. The data selector <p>By means of the data selector 4 different data sources can be gated to the internal bus:</p> <ol style="list-style-type: none"> 1. RECEIVER CHARACTER REG 2. DEVICE NUMBER SWITCH 3. CONSTANTS 4. I/O DATA REGISTER

Designed by	Drawn by	Dwg. Office Check
-------------	----------	-------------------

Unit FPA 802	DATA SELECTOR 16 : 23 TO INTERNAL BUS	
Dwg. No. A25825		15

82.09.01 VH, 82.09.06 ABP Rev. 83.03.03 ABP






Note 1:
 If the parity of controller device number (ADDR 12:19) is even the jumper must be in pos. "0"
 If the parity of controller device number (ADDR 12:19) is odd the jumper must be in pos. "1"

74S280		OUTPUT	
Numbers of inputs A->I that are high		e	o
0 - 2 - 4 - 6 - 8		H	L
1 - 3 - 5 - 7 - 9		L	H

82.09.01 VH 82.09.29 ABP Rev. 83.03.03 ABP

SIGNAL	DESTINATION	DESCRIPTION
ADDR. P. GEN DATA P. GEN 0 DATA P. GEN 1 DATA P. GEN 2 -,DATA P. GEN OK DATA OUT IN	21 19 19 19 5 24	<p>Data parity is checked/generated and address parity generated by means of 4 parity checkers/generators connected to the FPA 801 internal bus.</p> <p>Data parity involves 3 parity bits, which makes the parity of the 3 characters of the RC 8000 word odd:</p>
8000 DATA P REC. 0	19	Data parity 0 valid for 0:7
8000 DATA P REC. 1	19	Data parity 1 valid for 8:15
8000 DATA P REC. 2	19	Data parity 2 valid for 16:23
		<p>The parity bit of the address is bit 23, which makes the parity of the address bits 0 : 23 odd.</p> <p>The data parity ok signal is connected to the condition selector to be used by the microprogram.</p>


Unit FPA803	PARITY CHECKER & GENERATOR	
Dwg. No. A26057		17



82.09.01 VH 82.09.29 ABP

SIGNAL	DESTINATION	DESCRIPTION
I/O DATA REG 0 : 7	13,20	<p>The FPA 801 input/output register has two input ports of which one is connected to the internal bus and one to the RC 8000 data receivers.</p> <p>The output of the I/O data register is connected to the RC 8000 data transmitters and to the FPA 801 data selector. All data transfer between FPA 801 and RC 8000 bus takes place via this register.</p> <p>In case of data-out transfer the I/O data register and the I/O address register is loaded from the internal bus. Simultaneously with load of the I/O address register a bus cycle is requested. When FPA 801 becomes busmaster the I/O data register is gated to the RC 8000 data bus and the I/O address register to the RC 8000 address bus.</p> <p>In case of data-in transfer the I/O address register is loaded from the internal bus and a bus cycle is requested. When FPA 801 becomes bus master the I/O address register is gated to the RC 8000 data bus. When the addressed slave places data on the RC 8000 data bus the data bus lines is deskewed and the I/O data register is loaded with data from the data bus. In both cases a bus ready signal notifies the microprogram when the bus transfer is complete.</p>
I/O DATA REG 8 : 11	14,20	
I/O DATA REG CP	19	
-GATA DATA TO 8000 BUS	17 20	


Unit FPA803	I/O DATA REGISTER 0 : 11	
Dwg. No. A26058		18



82.09.01 VH 82.09.29 ABP

SIGNAL	DESTINATION	DESCRIPTION
I/O DATA REG. 12 : 15	14,20	<p>The I/O data parity register has two input ports. One port is connected to the RC 8000 data parity receivers and the other to the data parity generator. Output of the I/O data parity register is connected to the data parity checker and to the RC 8000 data parity transmitters (refer to diagram 17).</p> <p>The I/O data parity register serves as buffer for the parity bits received/generated from/to the RC 8000 bus.</p>
I/O DATA REG. 16 : 23	15,20	
I/O DATA P. REG. 0 : 2	17	


Unit		
FPA 801	I/O DATA REGISTER 12 : 23 &	
Dwg. No.	I/O DATA P. REG. 0 : 2	19
A24730		



82.09.01 VH 82.09.29 ABP

SIGNAL	DESTINATION	DESCRIPTION
8000 DATA REC 0 : 11	18	<p>The RC 8000 data bus is a bidirectional 24 bits wide bus. The bus is terminated with 2 x 120 E. 120E is placed in the BUS CONTROL UNIT and 120 E is placed near the last controller on the bus. The bus is driven by open collector circuits cape able of sinking ~ 60 mA. FPA 801 drives the bus by means of the SN 75138, which is a quad bus - transceiver.</p>
8000 DATA REC 12 : 23	19	


Unit FPA 801	RC 8000 DATA BUS TRANSCEIVERS	
Dwg. No. A24731		20



82.09.01 VH 82.09.29 ABP

SIGNAL	DESTINATION	DESCRIPTION
I/O ADDRESS REG.	22	<p>The FPA 801 I/O address register serves as buffer for the RC 8000 memory address during data transfers to and from FPA 801 and as buffer for the interrupt destination address during interrupt. A bus request procedure is always initiated simultaneously with the load of the I/O address register, and when FPA 801 becomes busmaster the I/O address register is gated to the RC 8000 bus via the address bus transceivers. The inputs of the I/O address register are connected to the FPA 801 internal bus.</p>

Unit FPA 801	I/O ADDRESS REGISTER	
Dwg. No. A24732		21




82.09.01 VH
82.09.29 ABP

SIGNAL	DESTINATION	DESCRIPTION
8000 ADDR, REC 0 - 22 8000 ADDR, P, REC	16 16	The RC 8000 address bus is a bidirectional bus 23 bits wide (excl parity bit). The address bus is driven and terminated as the data bus (refer to diagram 20).



Unit	RC 8000 ADDRESS TRANSCEIVERS	
Dwg. No.	A24733	22

82.09.01 VH 82.09.29 ABP



SIGNAL	DESTINATION	DESCRIPTION
ACK IN	25	The acknowledge in signal is a respond to the data ready signal. Ack in indicates: <ol style="list-style-type: none"> 1. Data in transfers: The slave has recognized the address and has placed data on the data lines. 2. Data out transfer: The slave has recognized the address and received data correctly.
BUS BUSY IN	25	Indicates to FPA 801 that the bus is being used by another busmaster.
COM SEL	25	The common select signal is lead to all controllers in parallel.
\bar{C} P to I/O DATA REG	18	This signal loads I/O data register during data in transfers (refer to diagram 18).
DATA OUT OUT	17 18 19	This FF is set to logical 1 during data-out transfers and to logical 0 during data-in transfer. The FF controls the Data out transmitter to the 8000 bus and selects the proper data path to the I/O data register.
DATA RDY IN	24	The "and" of data ready in = "1" and master = "0" is delayed $\frac{150 \text{ nS}}$ and then "anded" with data out in = 1 and selected = 1 to form the load device function signal and the acknowledge out signal. The 150 nS compensation delay compensates for: <ol style="list-style-type: none"> a. skew in the BUS MASTER b. Transceiver skew c. Cable skew d. Address decoding in FPA 801
\bar{M} (MASTER \wedge ACK \wedge DATA OUT)	24	This signal generates the bus ready signal during data out transfers (refer to diagram 24)
\bar{M} (MASTER \wedge DEL ACK \wedge DATA IN)	24	This signal generates the bus ready signal during data in transfers. The acknowledge signal received from the slave is delayed $\frac{120 \text{ nS}}$ This delay compensates for: <ol style="list-style-type: none"> a. Skew in the SLAVE b. Transceiver skew c. Cable skew
\bar{M} MASTER REQUEST	25	This FF is set to logical 1 when FPA 801 requires access to the RC 8000 bus.
NACK IN	24 25	The not acknowledge signal from the slave causes set of the bus communication error signal.
POWER OK IN	1	This signal originates in the power supply of the CHS 802 chassis. After a delay this signal is used to generate the FPA 801 signal power ok, which is used to initializ the logic.
SEL. IN	25	The select signal is daisy chained through all controllers connected to the RC 8000 bus. If FPA 801 receives the select in signal after having requested bus access, the select out signal to the next controller is inhibited and the select acknowledge signal generated.
SYS RESET	1	


Unit FPA803	DATA TRANSFER CONTROL LOGIC	
Dwg. No. A14273		23



82.09.01 VH
82.09.29 ABP Rev. 83.03.03 ABP

SIGNAL	DESTINATION	DESCRIPTION
ACK OUT -,BUS COM ERROR -,BUS ERROR -,BUS RDY -,BUS TIME OUT -,SET BUS COM. ERROR -,SET BUS RDY. -,SET BUS TIME OUT -,LOAD DEV. FUNCTION	23 This diag. 5 5 25 This diag. 5 This diag. This diag. This diag. 2	<p>The upper part of this diagram shows the bus status circuits.</p> <p>The bus ready FF is cleared when FPA 801 requires access to the RC 8000 bus. The FF is set to logical 1 when FPA 801 becomes bus master and the slave has responded to the data ready signal by returning ack or nack. The bus ready FF is also set to logical 1 in case of bus time out i.e. no respond from the slave at all, however, in this case the bus time out FF is set to logical 1 too. If the slave returns a nack signal the bus communication error FF is set. The or result of bus time out, bus communication error forms the bus error signal, which together with the bus ready and bus time out signals is wired to the condition selector to be used by the microprogram.</p> <p>The lower part of the diagram shows the FPA. 801 acknowledge circuits, which are used when FPA 801 is slave. The load device function signal loads the device function register thus starting a reset function or a new channel program. The ack out signal controls the acknowledge transmitter.</p>


Unit FPA803	BUS STATUS	
Dwg. No. A26059		24






82.09.01 VH 82.09.29 ABP Rev. 83.03.03 ABP

SIGNAL	DESTINATION	DESCRIPTION
BUS REQ MASTER -,MASTER SEL ACK FF -,SEL OUT 0	23 18 21 23 24 This diag. 24 This diag. 23 This diag. Plug 1001-B3	<p>The logic on this diagram generates the signals necessary in connection with the bus master selection procedure; which is initiated when FPA 801 sets the master request FF to logical 1. The master request FF causes a bus request signal to be send to the bus control unit (BCU). The BCU responds to the bus request by generating the common select and select in signals, provided another selection phase is not in progress (SACK line = "1"). The select signal is daisy chained through all controllers connected to the bus. A controller, which has not requested bus control, passes the signal to the next controller, FPA 801 does this by means of the enable FF. A controller which has requested bus control breaks the chain as set the select acknowledge signal to logical 1. The common select signal is connected to all controllers in parrallel. The select signals are cleared simultaneously. By connecting the common select signal to all controllers in parallel the termination of the bus request procedure is made as fast as possible, since the trailing edge of the select signal do not need to ripple through the units.</p>

Unit FPA803	BUS MASTER SELECTION LOGIC	
Dwg. No. A26060		25



SIGNAL	DESTINATION	DESCRIPTION
AUTOLOAD OUT -,CHAR. RDY CLEAR TRM DONE END OF READ CHAIN -,INITIATE LAST CHAR. OUT REQUEST OUT -,REQUEST OUT SENSE TIMER TIMER STATUS -,TRM DONE TRANSMIT BLOCK END WAIT SET REQUEST	30 This diag. 27 This diag. 27 5 28 5 30 30 This diag. 5 This diag. 5 This diag. 5 5 This diag. 5 5 This diag. 5 5 12	<p>When FPA 802 wants to transmit a character the signal clear transmitter done is generated by the microprogram. This signal loads the transmitter character buffer and starts the transmitter control circuits, which, if the previous request has been acknowledged by the opposite controller, causes the character to be placed on the data lines out, and the request FF to be set. When the character has been placed on the data out lines, i.e. transferred from the transmitter char. buffer to the transmitter char. register, the transmitter done FF is set to logical one. The done signal is led to the condition selector and via the microprogram the next character is fetched and the transmitter char. buffer reloaded again. When the opposite controller has recognized the request signal and stored the character, it responds to the request by raising the request acknowledge signal, which clears the FPA 802 request FF. To identify the last character, this character is accompanied by the last character signal.</p> <p>Included in the transmitter circuits is timer, which is started simultaneously with set of the request FF. This timer causes via the microprogram the time out status to be set, if the opposite controller does not respond to the request signal.</p> <p>The lower part of diagram 26 shows some 1 bits register of which 6 are used as internal status signals, which are connected to the condition selector. The microprogram senses these status bits in order to jump through the program correctly.</p> <p>The last register is used for the autoloader signal which is app. 1,2 uS wide.</p>
Unit FPA803	TRANSMITTER CONTROL & TIMER -	
Dwg No. A14277	TRM/REC INTERNAL STATUS	
		26



82.09.01 VH 82.09.29 ABP


SIGNAL	DESTINATION	DESCRIPTION	
TRM CHAR REG 0-7 TRANSMITTER PARITY	This diag. 29 29	<p>The transmitter char. buffer and the transmitter char register are two 8-bits registers capeable of storing two characters. The transmitter char. buffer has 3 input ports, which makes it possible to load the register from:</p> <ol style="list-style-type: none"> 1. Internal bus bits 0-7 or 2. Internal bus bits 8-15 or 3. Internal bus bits 16-23. <p>The transmitter char. register drives the data transmitters to the opposite controller and the parity generator (Refer also to transmitter control circuits diagram 26).</p>	
Unit FPA803 Dwg. No. A26061	TRANSMITTER CHAR. BUFFER & REGISTER		27

If SEL = 0V on 74157 then inputs A0 to D0 are selected.

If W = 0V on 74298 then inputs a0 to d0 are selected.

DEST ADDR 1 2 INTERN BUS


0 0 0 0 : 7
 0 1 0 : 7
 1 0 8 : 15
 1 1 16 : 23




SIGNAL	DESTINATION	DESCRIPTION
PARITY ERROR	5	<p>When FPA 802 enters the receive mode, the microprogram generates the signal clear receiver done, which clears the receive block end FF and the receiver done FF. Upon the reception of a request in signal from the opposite controller the request acknowledged FF is set, the receiver done FF set and the receiver char register loaded with the character from the data input lines. The receiver done signal notifies the microprogram that a character is ready in the receiver char. register. The microprogram stores the character in the RALU and clears the receiver done FF, thus enabling the reception of another character. The last character received must be accompanied by the last char in signal which causes the receive block end FF to be set. The receive block end signal is wired to the condition selector and in this way the microprogram detects the end of the block. The parity error FF is set if the parity of the received character is even, however, the parity error FF is not sensed by the microprogram until receive block end. When 3 chars. have been stored in the RALU, an RC 8000 bus cycle is requested, and 3 characters transferred to RC 8000 memory.</p>
¬, PARITY ERROR DET	This diag.	
RECEIVE BLOCK END	5	
RECEIVER CHAR	13, 14, 15	
RECEIVER DONE	5	
¬, RECEIVER DONE	This diag.	
¬, RECEIVER RESET	This diag.	
REQ ACK OUT	This diag.	
	30	
SET REQ ACK	12	

Designed by
Drawn by
Dwg. Office Check

Unit FPA803	RECEIVER CONTROL & RECEIVER CHAR. REGISTER	
Dwg. No. A26062		28




82.09.01 VH 82.09.29 ABP Ref. 83.03.03 ABP



SIGNAL	DESTINATION	DESCRIPTION
<p>DATA LINE OUT A & B 0 - 7</p> <p>DATA RECEIVER 0 - 7</p>	<p>PLUG 1004</p> <p>28</p>	<p>The line drivers used in FPA 801 provides differential output signals, and are used to drive a twisted pair line with an impedance of app. 120 E. The drivers are single supplied and uses only +5V.</p> <p>The line receivers used are designed to sense small differential signals in the presence of large common - mode noise; up to $\pm 7V$ common mode input voltage can be tolerated. The receivers are single supplied and uses only +5V.</p> <p>Bit 0 of the data lines is always the most significant bit.</p>

<p>Unit FPA803</p>	<p>DATA LINES TO AND FROM FRONT END PROCESSOR</p>	
<p>Dwg. No. A26063</p>		<p>29</p>




82.09.01 VH 82.09.06 ABP

SIGNAL	DESTINATION	DESCRIPTION
RESET LINE OUT	PLUG 1004	This line when logical 1 indicates to the receiver in the opposite controller that the FPA 802 transmitter has been reset.
REQ ACK LINE OUT	PLUG 1005	When this signal changes from false to true state, it indicates to the transmitting unit that the character on the data lines has been stored in the receiving unit. Upon the reception of the rising edge of the acknowledge signal the transmitting unit is allowed to fetch the next character and place it on the data lines.
DATA REQ LINE OUT	PLUG 1004	This signal when logical 1 indicates to the receiving unit that a data character is ready on the data lines 0:7. The signal is generated by the transmitter in the transmitting unit.
STATUS REQ LINE OUT	PLUG 1004	This signal when logical 1 indicates to the receiving unit that a status character is ready on the data lines 0:7. The signal is generated by the receiver in the transmitting unit.
AUTOLOAD LINE OUT	PLUG 1004	This line is necessary to be able to initiate an auto-load procedure in the front-end computer under RC 8000 program control. Likewise, the front-end computer may use the line to initiate an autoload procedure in RC 8000 (Autoload Line in).
CONNECTED LINE OUT	PLUG 1004	This line when logical 1 indicates to the receiving unit that power is on. The connected signal enables following signals in the receiving unit: RESET IN REQUEST ACK IN DATA REQUEST IN STATUS REQUEST IN REMOTE AUTO LOAD
LAST CHAR LINE OUT	PLUG 1004	When logical 1 this line indicates the end of the block. The last char. signal is generated simultaneously with the emission of the last character in the block.
SUB DEV SEL P	12, 32	
-, SUB DEV SEL P	12	
PARITY LINE OUT	PLUG 1004	The parity line makes the parity odd.

Unit FPA803	CONTROL LINES TO FRONT END PROCESSOR	
Dwg. No. A14282		30



82.09.01 VH 82.09.06 ABP Rev. 03.03.03 ABP




SIGNAL	DESTINATION	DESCRIPTION
-, RESET IN	2	Concerning the description of control signals received from front - end processor refer <u>to</u> the description of the control signals to front - end processor diagram 30.
-,REQ ACK IN	26	
-,DATA REQUEST IN	2	
-,STATUS REQUEST IN	2	
REMOTE AUTOLOAD	23	
CONNECTED IN	31	
	12	
-,LAST CHAR IN	28	
PARITY RECEIVER	28	

Unit FPA803	CONTROL LINES FROM FRONT END PROCESSOR	
Dwg. No. A26064		31


82.09.01 VH 82.09.06 ABP Rev. 83.03.03 ABP



82.09.01 VH 82.09.06 ABP Rev. 83.03.03 ABP




INSTRUCTION




"0" ~ SELECT REG. ALU
"1" ~ SELECT EXTERN SOURCE

CONDITION SELECT AND NEXT ADDRESS




NEXT CONDITION 1
NEXT CONDITION 0

FUNCTIONS



FUNCTIONS F1 : F7
> CHANGE DEVICE

CONSTANTS



2901A SOURCE

A SEL.	2901A SOURCE REGISTER
E 1 2 3	
0 0 0	DESCRIPTION ADDRESS
0 0 0	CHANNEL PROGRAM ADDRESS
0 0 1	FIRST WORD ADDRESS
0 0 1	CHARACTER COUNTER
0 1 0	BUFFER
0 1 0	REMAINING CHAR. COUNT
0 1 1	EVENT STATUS
0 1 1	COMMAND REGISTER

EXTERNAL SOURCE

ADDR.	EXTERNAL SOURCE REGISTER
E 0 1 2	
1 0 0	I/O DATA REGISTER
1 0 0	CONSTANT PROM
1 0 1	DEVICE NUMBER
1 0 1	RECEIVER CHAR. REGISTER
1 1 0	
1 1 0	EXTERNAL CONSTANTS
1 1 1	
1 1 1	

2901A DESTINATION

ADDR.	F=FUNCTIONS	2901A DESTINATION REG.	COMMENTS
0 1 2	1 2 3 4 5 6 7		
0 0 0		DESCRIPTION ADDRESS	F1, 2 & 3 controls the write pulse to 2901 (REG. ALU CP) as follows: 1 2 3 No CP at all 0 0 0 CP to bits 16:23 0 0 1 CP to bits 8:15 0 1 0 CP to bits 0:7 1 0 0 CP to bits 0:23 1 1 1
0 0 1		CHANNEL PROGRAM ADDRESS	
0 1 0	DON'T CARE	FIRST WORD ADDRESS	
0 1 1	SEE COMMENTS	CHARACTER COUNTER	
1 0 0		BUFFER	
1 0 1		REMAINING CHAR. COUNT	
1 1 0		EVENT STATUS	
1 1 1		COMMAND REGISTER	

EXTERNAL DESTINATION X=DON'T CARE

ADDR.	F=FUNCTIONS	EXTERNAL DESTINATION REG.	COMMENTS
0 1 2	1 2 3 4 5 6 7		
X 0 0	0 1 0	TRANSM. CHAR. BUFFER 0:7	F5, 6 & 7 being = 0 1 0 generates "CLEAR TRM DONE", which also loads TRM. CHAR. BUFFER
X 0 1	DON'T CARE	TRANSM. CHAR. BUFFER 0:7	
X 1 0	0 1 0	TRANSM. CHAR. BUFFER 8:15	
X 1 1	0 1 0	TRANSM. CHAR. BUFFER 16:23	
DON'T CARE	1 0 0	I/O DATA REGISTER	F5, 6 & 7 being = 1 0 1 loads I/O ADDRESS REGISTER and generates MASTER REQUEST
	1 0 1	I/O ADDRESS REGISTER	
0 0 0	1/6 1 1 0	TIMER STATUS	These 1-bits registers are loaded when F5, 6 & 7 = 1, 1, 0 F4 = 0 clear register F4 = 1 set register
0 0 1	1/6 1 1 0	INITIATE	
0 1 0	1/6 1 1 0	SENSE	
0 1 1	1/6 1 1 0	WAIT	
1 0 0	1/6 1 1 0	TRANSMIT BLOCK END	
1 0 1	1/6 1 1 0	AUTOLOAD	
1 1 0	1/6 1 1 0	END OF READ CHAIN	
1 1 1	1/6 1 1 0		

FUNCTIONS F5-F6-F7

5 6 7	FUNCTION
0 0 0	7 CLEAR EVENT
0 0 1	7 CLEAR RECEIVER DONE
0 1 0	7 CLEAR TRANS. DONE
0 1 1	7 END OF PROGRAM
1 0 0	7 LOAD I/O DATA REG.
1 0 1	7 LOAD I/O ADDRESS REG.
1 1 0	7 LOAD INTERN STATUS
1 1 1	UNUSEABLE

INSTRUCTION MICRO CODES

Mnemonic	MICRO CODE				ALU SOURCE OPERANDS	
	I ₂	I ₁	I ₀	Octal Code	R	S
AQ	L	L	L	0	A	Q
AB	L	L	H	1	A	B
ZQ	L	H	L	2	O	Q
ZB	L	H	H	3	O	B
ZA	H	L	L	4	O	A
DA	H	L	H	5	D	A
DQ	H	H	L	6	D	Q
DZ	H	H	H	7	D	O

Figure 2. ALU Source Operand Control.

Mnemonic	MICRO CODE				ALU Function	SYMBOL
	I ₅	I ₄	I ₃	Octal Code		
ADD	L	L	L	0	R Plus S	R + S
SUBR	L	L	H	1	S Minus R	S - R
SUBS	L	H	L	2	R Minus S	R - S
OR	L	H	H	3	R OR S	R ∨ S
AND	H	L	L	4	R AND S	R ∧ S
NOTRS	H	L	H	5	R AND S	R ∧ S
EXOR	H	H	L	6	R EX-OR S	R ⊕ S
EXNOR	H	H	H	7	R EX-NOR S	R ⊙ S

Figure 3. ALU Function Control.

Mnemonic	MICRO CODE				RAM FUNCTION		Q-REG. FUNCTION		Y OUTPUT	RAM SHIFTER		Q SHIFTER	
	I ₆	I ₇	I ₈	Octal Code	Shift	Load	Shift	Load		RAM ₀	RAM ₃	Q ₀	Q ₃
OREG	L	L	L	0	X	NONE	NONE	F → Q	F	X	X	X	X
NOP	L	L	H	1	X	NONE	X	NONE	F	X	X	X	X
RAMA	L	H	L	2	NONE	F → B	X	NONE	A	X	X	X	X
RAMF	L	H	H	3	NONE	F → B	X	NONE	F	X	X	X	X
RAMQO	H	L	L	4	DOWN	F ₂ → B	DOWN	Q ₂ → Q	F	F ₀	IN ₃	Q ₀	IN ₃
RAMD	H	L	H	5	DOWN	F ₂ → B	X	NONE	F	F ₀	IN ₃	Q ₀	X
RAMOU	H	H	L	6	UP	2F → B	UP	2Q → Q	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	H	H	H	7	UP	2F → B	X	NONE	F	IN ₀	F ₃	X	Q ₃

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
B = Register Addressed by B inputs.
UP is toward MSB, DOWN is toward LSB.

Figure 4. ALU Destination Control.

Octal 1643-1210	Group	Function
40	AND	A∧B
41		A∧B
45		D∧A
46		D∧Q
30	OR	A∨Q
31		A∨B
35		D∨A
36		D∨Q
60	EX-OR	A⊕Q
61		A⊕B
65		D⊕A
66		D⊕Q
70	EX-NOR	A⊙Q
71		A⊙B
75		D⊙A
76		D⊙Q
72	INVERT	Q̄
73		B̄
74		Ā
77		D̄
62	PASS	Q
63		B
64		A
67		D
32	PASS	Q
33		B
34		A
37		D
42	"ZERO"	0
43		0
44		0
47		0
60	MASK	∧AQ
61		∧AB
65		∧AA
66		∧AQ

Figure 6. ALU Logic Mode Functions.

Octal 1643-1210	C _n = 0 (Low)		C _n = 1 (High)	
	Group	Function	Group	Function
00	ADD	A+Q	ADD plus one	A+Q+1
01		A+B		A+B+1
05		D+A		D+A+1
06		D+Q		D+Q+1
02	PASS	Q	Increment	Q+1
03		B		B+1
04		A		A+1
07		D		D+1
12	Decrement	Q-1	PASS	Q
13		B-1		B
14		A-1		A
27		D-1		D
22	1's Comp.	-Q-1	2's Comp. (Negate)	-Q
23		-B-1		-B
24		-A-1		-A
17		-D-1		-D
10	Subtract (1's Comp)	Q-A-1	Subtract (2's Comp)	Q-A
11		B-A-1		B-A
15		A-D-1		A-D
16		Q-D-1		Q-D
20		A-Q-1		A-Q
21		A-B-1		A-B
25		D-A-1		D-A
26		D-Q-1		D-Q

Figure 7. ALU Arithmetic Mode Functions.

OCTAL 1210	ALU Source Function	OCTAL							
		0	1	2	3	4	5	6	7
0	C _n = L R Plus S	A+Q	A+B	Q	B	A	D+A	D+Q	D
1	C _n = L S Minus R	A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1
2	C _n = L R Minus S	Q-A	B-A	0	B	A	A-D-1	Q-D-1	-D-1
3	C _n = H R Plus S	A+Q	A+B	Q	B	A	D+A	D+Q	D
4	C _n = H R Minus S	A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1
5	C _n = H S Minus R	Q-A	B-A	0	B	A	A-D	Q-D	-D
6	C _n = H R Plus S	A+Q	A+B	Q	B	A	D+A	D+Q	D
7	C _n = H R Minus S	A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1

+ = Plus - = Minus ∨ = OR ∧ = AND ⊕ = EXOR

Figure 5. Source Operand and ALU Function Matrix.

OCTAL 18:17, 15:13, 12:10	CARRY IN 20:23	FUNCTION	RAM LOAD	Y-OUT
0 0 0	0	NOOP	NONE	F
* 2 1 4	1	PASS A	F → B	A
3 4 4	1	ZERO	-	F
3 3 5	0	D OR A	-	F
3 1 4	0	A - 1	-	F
3 0 5	0	D + A	-	F
3 0 1	0	A + B	-	F
3 0 4	1	A + 1	-	F
3 0 7	0	PASS D	-	F

* NO CLOCK PULSE TO RAM

FIG. 8 FUNCTIONS USED IN FPA 802

CONDITION MICRO CODES

CON. SELECT	CONDITION 0	CONDITION 1
0 0 0 0 0	-TRANSMITTER DONE	TIMER
1 0 0 0 1	-BUS READY	-BUS ERROR
2 0 0 1 0	-BUS TIME OUT	-DATA P. OK
3 0 0 1 1	REQUEST IN	ATTENTION
4 0 1 0 0	RECEIVER DONE	PARITY ERROR
5 0 1 0 1	RECEIVE BLOCK END	END OF READ CHAIN
6 0 1 1 0	-START	-INITIATE
7 0 1 1 1	SENSE	-RESET
8 1 0 0 0	INTERN BUS 13	SUB DEV. SELECTOR
9 1 0 0 1	INTERN BUS 14	INTERN BUS 15
10 1 0 1 0		F - 0
11 1 0 1 1	TIMER STATUS	INTERN BUS 16
12 1 1 0 0		
13 1 1 0 1	INTERN BUS 22	INTERN BUS 23
14 1 1 1 0	WAIT	
15 1 1 1 1	NEXT CONDITION 0	NEXT CONDITION 1

FPA 801 COMMANDS.

COMMAND FIELD				CON-TINUE BIT 16	CHANNEL COMMAND WORD 1	FIRST WORD ADDRESS WORD 2	CHARACTER COUNT WORD 3
12	13	14	15				
X	0	0	0	X	SENSE	FIRST WORD ADDR	X
X	0	0	1	D	READ	FIRST WORD ADDR	CHAR COUNT
X	0	1	1	D	WRITE	FIRST WORD ADDR	CHAR COUNT
X	1	0	0	X	WAIT	X	X
X	1	1	0	X	CONTROL	X	X
X	1	1	1	X	STOP	X	X

X denotes parameters or bits not used.

FPA 801 EVENT STATUS.

BIT	RECEIVER INTERPRETATION	TRANSMITTER INTERPRETATION
0	RESET RECEIVED	X
1	PARITY ERROR IN MEDIUM	PARITY ERROR IN MEDIUM
2	TIME - OUT	TIME - OUT
4	BLOCK LENGTH ERROR	BLOCK LENGTH ERROR
20	BUS PARITY ERROR	BUS PARITY ERROR
21	STATUS TRANSFER ERROR	STATUS TRANSFER ERROR
22	BUS TIME OUT	BUS TIME OUT
23	BUS COMMUNICATION ERROR	BUS COMMUNICATION ERROR


FPA 801 CURRENT STATUS.

BIT	RECEIVER INTERPRETATION	TRANSMITTER INTERPRETATION
0	FRONT END DISCONNECTED	FRONT END DISCONNECTED
21	DEVICE KIND = 0	DEVICE KIND = 1
23	BLOCK ORIENTATED = 1	BLOCK ORIENTATED = 1

remaining bits are always zero.

751008 VH 770330 OKJ 770412 LLM. 770412 VH.


FETCH CHANNEL PROGRAM ADDRESS




The contents of the DESCRIPTION ADDRESS REG. is now the BASE ADDRESS.

DESCR. ADDR := I/O DATA


The DESCRIPTION ADDRESS REG. is now defined i.e. the register points at the first word of the description, which is stored in RC 8000 memory. The first word of the description holds the CHANNEL PROGRAM ADDRESS.



The contents of the DESCRIPTION ADDRESS REG. is now the first address of the status area.




SENSE EVENT STATUS




After a START of FPA 801 the EVENT STATUS REG. is examined, if this register is $\neq 0$, status is transferred to RC 8000 memory and an INTERRUPT is generated.

BUS ERROR




751017 VH 770330 OKJ 770412 LLM, 770412 VH.

FETCH COMMAND




760130 VH. 770331 AMS. 770412 LLM. 770412 VH.





STOP



751018 VH 770406 AMS, 770412 LLM, 770412 VH.



751020 VH. 770406 AMS. 770412 LLM. 770412 VH.




840131 VH 841109 OKJ



WRITE INITIATE CHAR.

WRITE WORD

The CHAR. COUNT register is decremented before the character is transmitted. This is necessary to be able to generate the LAST CHARACTER signal.




760203 VH, 770420 AMS, 770425 LLM 770425 VH




751015 VH, 770425 AMS, 770527 OKJ 770527 VH

READ CHAR




750919 VH. 770420 AMS. 770425 LLM 770425 VH


BUS ERROR



CHAR COUNT = 0



751015 VH. 770420 AMS. 770425 LLM 770425 VH



FPA 801

A12885

ASSEMBLY DRAWING

A/S REGNECENTRALEN		Designed by <i>VH</i> <i>e/12 - 76</i>	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.
Unit FPA 801		PLUG 1001 ON PRINTED CIRCUIT BOARD						
Dwg. No. A24748								
PLUG 1001 A	SIGNAL	PLUG 1001 B	SIGNAL	PLUG 1001 C	SIGNAL	SIGNAL		
1	+5V	1	+5V	1	+5V	1	+5V	
2	0V	2	7BSEL 0 in	2	7BREQ 0	2	7BREQ 0	
3	0V	3	7BSEL 0 out	3	7BREQ 1	3	7BREQ 1	
4	0V	4	7BSEL 1 in	4	7CSEL	4	7CSEL	
5	0V	5	7BSEL 1 out	5	7SACK	5	7SACK	
6	0V	6	7SYS REFLECT	6	7IIATA OUT	6	7IIATA OUT	
7	0V	7	7IIATA RDY	7	7BBSY	7	7BBSY	
8	0V	8	7ACK	8	7POK	8	7POK	
9	0V	9	7NACK	9	7PINT	9	7PINT	
10	0V	10	7ADDR (0)	10	7ADDR (1)	10	7ADDR (1)	
11	0V	11	- (2)	11	- (3)	11	- (3)	
12	0V	12	- (4)	12	- (5)	12	- (5)	
13	0V	13	- (6)	13	- (7)	13	- (7)	
14	0V	14	- (8)	14	- (9)	14	- (9)	
15	0V	15	- (10)	15	- (11)	15	- (11)	
16	0V	16	- (12)	16	- (13)	16	- (13)	
17	0V	17	- (14)	17	- (15)	17	- (15)	
18	0V	18	- (16)	18	- (17)	18	- (17)	
19	0V	19	- (18)	19	- (19)	19	- (19)	
20	0V	20	- (20)	20	7ADDR (21)	20	7ADDR (21)	
21	0V	21	7ADDR (22)	21	7ADDR PAR	21	7ADDR PAR	
22	0V	22	7IIATA (0)	22	7IIATA (1)	22	7IIATA (1)	
23	0V	23	- (2)	23	- (3)	23	- (3)	
24	0V	24	- (4)	24	- (5)	24	- (5)	
25	0V	25	- (6)	25	- (7)	25	- (7)	
26	0V	26	- (8)	26	- (9)	26	- (9)	
27	0V	27	- (10)	27	- (11)	27	- (11)	
28	0V	28	- (12)	28	- (13)	28	- (13)	
29	0V	29	- (14)	29	- (15)	29	- (15)	
30	0V	30	7IIATA (16)	30	7IIATA (17)	30	7IIATA (17)	
31	Spec. Voltage	31	Spec Voltage	31	Spec Voltage	31	Spec. Voltage	
32	+5V	32	+5V	32	+5V	32	+5V	

A/S REGNECENTRALEN		Designed by	VH	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.
		2/12 - 76							
PLUG 1002 A	SIGNAL						PLUG 1002 B	SIGNAL	PLUG 1002 C
1	+5V						1	+5V	1
2	0V						2	7 DATA (18)	2
3	0V						3	- (20)	3
4	0V						4	7 DATA (22)	4
5	0V						5	7 DATA PAR (0)	5
6	0V						6	7 DATA PAR (2)	6
7	0V						7		7
8	0V						8		8
9	0V						9		9
10	0V						10		10
11	0V						11		11
12	0V						12		12
13	0V						13		13
14	0V						14		14
15	0V						15		15
16	0V						16		16
17	0V						17		17
18	0V						18		18
19	0V						19		19
20	0V						20		20
21	0V						21		21
22	0V						22		22
23	0V						23		23
24	0V						24		24
25	0V						25		25
26	0V						26		26
27	0V						27		27
28	0V						28		28
29	0V						29		29
30	0V						30		30
31	Spec. Voltage +5V						31	Spec. Voltage +5V	31
32							32		32

Unit
FPA 801

Dwg. No.
A2477?

PLUG 1002
ON PRINTED CIRCUIT BOARD

A/S REGNECENTRALEN

Designed by VH

1/12 - 76

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

PLUG 1004 A	SIGNAL	PLUG 1004 B	SIGNAL
1	DATA LINE 0 OUT A	1	DATA LINE 0 OUT B
2	- 1 -	2	- 1 -
3	- 2 -	3	- 2 -
4	- 3 -	4	- 3 -
5	- 4 -	5	- 4 -
6	- 5 -	6	- 5 -
7	- 6 -	7	- 6 -
8	- 7 -	8	- 7 -
9	PARITY LINE OUT A	9	PARITY LINE OUT B
10	RESET LINE OUT A	10	RESET LINE OUT B
11	REQ ACK LINE IN A	11	REQ ACK LINE IN B
12	DATA REQ LINE OUT A	12	DATA REQ LINE OUT B
13	STATUS REQ LINE OUT A	13	STATUS REQ LINE OUT B
14	AUTOLOAD LINE OUT A	14	AUTOLOAD LINE OUT B
15	CONN. LINE OUT A	15	CONN. LINE OUT B
16	LAST CHAR. LINE OUT A	16	LAST CHAR. LINE OUT B
17	OV	17	OV
18		18	
19		19	
20		20	
21		21	
22		22	
23		23	
24		24	
25		25	

Unit

FPA 801

Dwg. No.

A44150

PLUG 1004

ON PRINTED CIRCUIT BOARD

A/S REGNECENTRALEN	Designed by VH '112-76	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.
---------------------------	---	----------	-------------------	--------------	-------------------	------------	----------------------


PLUG 1005 A	SIGNAL	PLUG 1005 B	SIGNAL
1	DATA LINE 0 IN A	1	DATA LINE 0 IN B
2	- 1 -	2	- 1 -
3	- 2 -	3	- 2 -
4	- 3 -	4	- 3 -
5	- 4 -	5	- 4 -
6	- 5 -	6	- 5 -
7	- 6 -	7	- 6 -
8	- 7 -	8	- 7 -
9	PARITY LINE IN A	9	PARITY LINE IN B
10	RESET LINE IN A	10	RESET LINE IN B
11	REQ ACK LINE OUT A	11	REQ ACK LINE OUT B
12	DATA REQ LINE IN A	12	DATA REQ LINE IN B
13	STATUS REQ LINE IN A	13	STATUS REQ LINE IN B
14	AUTOLOAD LINE IN A	14	AUTOLOAD LINE IN B
15	CONN. LINE IN A	15	CONN. LINE IN B
16	LAST CHAR LINE IN A	16	LAST CHAR. LINE IN B
17	OV	17	OV
18		18	
19		19	
20		20	
21		21	
22		22	
23		23	
24		24	
25	REMOTE AUTOLOAD	25	OV


Unit FPA 801	PLUG 1005 ON PRINTED CIRCUIT BOARD
Dwg. No. 424751	

ANTAL	ENHED	MODUL NR	PA PART NR.	DOK / TEGN. NR	BETEGNELSE
1	STK	FKV 813			FORKANTVINKEL FPA 803
1	STK				U MONTERET PRINTKORT PCB 570
3	STK		1301078		STIK ELCO 00-8257-096-000-123
6	STK		27109003		2.5 x 10 CHS HFC 9033
3	-		27122005		3 x 8 UHS HFC 9030
5	-		28001004		H3 HØTRIK HFC 9805
6	-		28001010		2HS HØTRIK HFC 9822
3	-		28203001		1/8(3) FJEDERSKIVE HFC 1280
2	-		34601022		UDTRÆKVERTAP CHS 761-22
4	-		1403007		TESTTÆRME
1	-		1521009		93
1	-		802011		SWITCH ALCO MTM -106D -RA
6	-		802018		KONDENS. 5% 63V 10µF
1	-		802022		— " — 33µF
2	-		802024		— " — 68µF
2	-		802026		— " — 100µF
2	-		802029		— " — 150µF
					— " — 220µF
1	-		814003		— " — 10% 250V 10nF
1	-		814006		— " — " — 33nF
33	-		848002		KONDENS. KERAMISK 47nF/12V

BETEGNELSE		UDGAVE	
PA PART NR		02	8220114HC 07
DESIGN <i>1255</i>		03	8220308HC 08
01 UDGAVE <i>1-11-81</i>	PA TEGN. PART NR	04	
STYKLISTE		05	
		06	
		06	
MODUL NR.		BLAD	
FPA 803		1 +	

ANTAL	ENHED	MATERIAL NR	PA PART NR	LINK / IFØIN NR	OPSPØRSL
2	STK		101001		IC SU7400 N
1	-		101003		IC SU7402 N
1	-		101006		IC SU7410 N
1	-		101026		IC SU7474 N
2	-		101045		IC SU74150 N
1	-		101064		IC SU7437 N
2	-		101074		IC SU74170 N
3	-		101082		IC SU74120 N
2	-		101101		IC SU74109 N
1	-		101104		IC SU74279 N
11	-		101106		IC SU74298 N
5	-		101123		IC SU74273 N
16	-		101132		IC SU75138 N
1	-		101134		IC SU7492 A N
2	-		101135		IC SU74393 N .
3	-		101139		IC SU75182 N
3	-		101140		IC SU75183 N
1	-		101142		IC SU74132 N
1	-		101005		IC SU7405 N
1	-		101062		IC SU74123 N
3	-		120010		IC 9334
3	-		136022		IC FM26LS 31
3	-		136023		IC FM26LS 32

BETEGNELSE		UDGAVE	
PA PART NR	PA TEGN PART NR	C2	IC7
DESIGN <i>Leg</i>		C3	OE
C UDGAVE <i>9-11-R1</i>		C4	OS
		C5	..
		C6	..
STYKLISTE		 MOD. NR <i>117802</i>	
		BLAD 2+	

BETEGNELSE		UDGAVE	
PA PART NR.		02	07
PA TEGN. PART NR.		03	08
DESIGN		04	09
01 UDGAVE	9-11-81	05	10
<h1>STYKLISTE</h1>		06	11
		 MOOUL NR. FDI 803	
		BLAD 3+	

ANTAL	ENHED	MODUL NR.	PA PART NR.	DOK. / TEGN. NR.	BETEGNELSE
2	STK		125001		IC SU 74500U
2	-		125003		IC SU 74504U
2	-		125005		IC SU 74510U
1	-		125010		IC SU 74540U
3	-		125013		IC SU 74574U
1	-		125014		IC SU 745112U
2	-		125015		IC SU 745113U
1	-		125019		IC SU 745138U
3	-		125021		IC SU 745157U
1	-		125022		IC SU 745158U
2	-		125028		IC SU 745182U
7	-		125029		IC SU 745280U
1	-		125032		IC SU 74502U
1	-		125033		IC SU 74508U
1	-		125034		IC SU 74509U
2	-		125036		IC SU 745132U
1	-		125037		IC SU 74586U
1	-		125038		IC SU 745124U
2	-		125039		IC SU 745260U
12	-		130001		IC 935253 PC
2	-		130002		IC 93546
6	-		136001		IC PH 2901
1	-		2701030		XTAL 16,000 MHZ

ANTAL	ENHED	MODUL NR.	PA PART NR.	DOK. / TEGN NR.	BETEGNELSE
1	STK		203015		TRANSISTOR 2U2907A
3	-		302020		DIODE 1U914
2	STK		1144011		SIL BOURNS 4308R-101-391 (7x390E)
2	STK		1205033		POT METER BOURNS 5K 3299W-1-502
12	-		1163057		MODSTAND 5% 1/8W 1K
1	-		1103064		" " 2K
1	-		1103069		" " 3K3
10	-		1103047		" " 290E
5	-		1103061		" " 1K5
1	-		1103033		" " 33 100E
2	-		1103052		" " 620E
1	-		1103092		" " 30K
2	-		1103088		" " 20K
2	-		1103049		" " 470E
11	-		1119129		MODSTAND 2% 0,4W 120E
1	-		1325049		BERG MINI WRAP PINDE (1x2)
12	-				" " (1x3)
6	-				" " (1x4)
2	-		1325048		" " (1x8)
10	-		1307126		MINI JUMP CONNECTOR.
2	-		701012		LED TIL 210
2	-		701042		50MENS MUS TIL LED

96

BETEGNELSE

PA PART NR.

PA TEGN. PART NR.

DESIGN

Levt

01 UDGAVE 9-11-81

STYKLISTE

UDGAVE

02

03

04

05

06

07

08

09

10

11




MODUL NR.

TPA 803

BLAD

4+

ANTAL	FNIED	MODUL NR	PA PART NR	DOK / TEGN NR	BETEGNELSE
1	STK	ROM554	84201554		IC ROM 554
1	-	ROM555	84201555		IC ROM 555
1	-	ROM556	84201556		IC ROM 556
1	-	ROM557	84201557		IC ROM 557
1	-	ROM558	84201558		IC ROM 558
1	-	ROM559	84201559		IC ROM 559
1	-	ROM560	84201560		IC ROM 560
1	-	ROM561	84201561		IC ROM 561
1	-	ROM563	84201563		IC ROM 563
1	-	ROM893	84201893		IC ROM 893
1	-	ROM894	84201894		IC ROM 894
3	-		1001004		L-T TANTAL 22µF/15V
2	-		1001005		L-T TANTAL 68µF/15V
2	-		1001007		L-T TANTAL 15µF/20V
9	-		1319009		16 PIN SOKKEL
6	-		1319013		40 PIN SOKKEL
2	-		1319016		20 PIN SOKKEL

BETEGNELSE		UDGAVE	
		02	820308HC
		03	
PA PART NR		04	
PA TEGN. PART NR		05	
DESIGN		06	
01 UDGAVE 9-11-81			
STYKLISTE		 MODUL NR HPA 003	
		BLAC 01	

	** ROM 00893 **								** ROA 887 **							
	06	07	08	09	11	12	13	14	06	07	08	09	11	12	13	14
000166	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000167	0	1	1	0	0	1	1	0	0	0	0	1	1	0	1	1
000170	0	1	0	0	0	1	1	0	0	1	0	1	1	1	0	0
000171	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
000172	0	1	0	0	0	1	1	0	0	1	1	1	1	1	1	1
000173	0	1	0	0	0	1	1	0	0	1	0	1	1	1	0	0
000174	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000175	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000176	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000177	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000200	0	1	1	1	0	0	1	0	0	1	1	1	0	1	1	0
000201	0	1	1	1	0	0	1	0	0	1	1	0	1	1	0	1
000202	0	1	1	1	0	0	1	0	0	1	0	0	1	0	0	1
000203	0	1	1	0	0	0	0	0	1	0	1	0	1	0	1	1
000204	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000205	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
000206	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
000207	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000210	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0
000211	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
000212	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000213	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000214	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000215	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
000216	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
000217	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
000220	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
000221	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
000222	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000223	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000224	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000225	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000226	0	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0
000227	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000230	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000231	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0
000232	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0	0
000233	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0
000234	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000235	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000236	0	1	0	0	0	1	1	0	0	1	1	1	1	1	1	0
000237	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000240	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000241	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000242	0	1	1	0	0	0	1	1	1	0	0	0	1	0	0	1
000243	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000244	0	1	0	0	0	1	1	0	0	1	1	1	1	1	1	1
000245	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000246	0	1	0	0	0	1	1	0	0	1	1	1	1	1	1	1
000247	0	1	1	1	0	0	1	0	0	1	1	0	0	1	0	0
000250	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000251	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000252	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000253	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000254	0	1	1	0	0	0	1	1	1	0	0	1	1	0	1	1
000255	0	1	1	0	0	0	1	1	1	0	0	1	0	0	1	0
000256	0	1	1	0	0	0	1	1	1	0	1	1	1	1	1	1
000257	0	1	0	0	0	1	1	0	0	1	1	1	1	1	1	1
000260	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0

	** ROM 00893 **								** ROA 887 **							
	06	07	08	09	11	12	13	14	06	07	08	09	11	12	13	14
000261	0	1	1	0	0	0	1	0	0	1	1	0	0	1	0	0
000262	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0	1
000263	0	1	1	0	0	0	1	0	1	0	0	0	1	0	0	1
000264	0	1	0	0	0	1	1	0	0	1	1	1	1	0	1	1
000265	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000266	0	1	0	0	0	1	1	0	0	1	1	1	1	0	1	1
000267	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
000270	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000271	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000272	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000273	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000274	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000275	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000276	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000277	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000300	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0
000301	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000302	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000303	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000304	0	1	1	0	0	0	1	0	0	1	1	0	0	1	0	0
000305	0	1	0	0	0	1	1	0	0	1	1	0	1	0	1	0
000306	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
000307	0	1	1	1	0	0	1	0	0	1	1	0	0	1	0	0
000310	0	1	1	1	0	0	1	0	0	1	1	1	0	1	1	0
000311	0	1	0	0	0	1	1	0	0	1	1	0	0	0	0	1
000312	0	1	1	1	0	0	1	0	0	1	1	1	0	1	1	0
000313	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0	0
000314	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000315	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000316	0	1	1	0	0	0	1	1	1	0	0	1	0	0	1	0
000317	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000320	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000321	0	1	0	0	0	1	1	0	0	1	1	0	0	0	0	1
000322	0	1	1	1	0	0	1	0	0	1	0	0	1	0	0	1
000323	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000324	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000325	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000326	0	1	1	0	0	0	1	0	1	0	0	1	0	0	1	0
000327	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000330	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000331	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000332	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000333	0	1	1	1	0	0	1	0	0	1	1	0	1	1	0	1
000334	0	1	0	0	0	1	1	0	0	1	1	0	0	1	1	0
000335	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
000336	0	1	0	0	0	1	1	0	0	1	1	0	0	1	0	1
000337	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000340	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000341	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0
000342	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0	0
000343	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0
000344	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000345	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000346	0	1	1	0	0	0	1	1	1	0	0	1	0	0	1	0
000347	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000350	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000351	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0	0
000352	0	1	1	0	1	1	1	0	1	0	1	1	0	1	1	0
000353	0	1	0	0	0	1	1	0	0	1	1	0	1	0	1	0

** ROM 00563 ** ROM 00563 ** ROM 00563 ** ROM 00563 **

	09	10	11	12	09	10	11	12	09	10	11	12	09	10	11	12
000166	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000167	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0
000170	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
000171	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000172	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0
000173	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
000174	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000175	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000176	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000177	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000200	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0
000201	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
000202	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
000203	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0
000204	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000205	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000206	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000207	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000210	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000211	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000212	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000213	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000214	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000215	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000216	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000217	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000220	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000221	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000222	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000223	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000224	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000225	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000226	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000227	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000230	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000231	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
000232	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000233	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000234	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000235	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000236	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0
000237	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000240	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000241	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000242	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000243	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000244	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0
000245	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000246	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0
000247	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
000250	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000251	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000252	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000253	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000254	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000255	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000256	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000257	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0
000260	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1

** ROM 00563 ** ROM 00563 ** ROM 00563 ** ROM 00563 **

	09	10	11	12	09	10	11	12	09	10	11	12	09	10	11	12
000261	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
000262	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
000263	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000264	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0
000265	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000266	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0
000267	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000270	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000271	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000272	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000273	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000274	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000275	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000276	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000277	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000300	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000301	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000302	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000303	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000304	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
000305	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0
000306	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000307	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0
000310	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0
000311	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
000312	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0
000313	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000314	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000315	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000316	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000317	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000320	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000321	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
000322	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
000323	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000324	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000325	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000326	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000327	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000330	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000331	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000332	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000333	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
000334	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0
000335	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1
000336	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
000337	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000340	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000341	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000342	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000343	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000344	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000345	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
000346	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
000347	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000350	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000351	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
000352	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
000353	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0

	** ROA 886				** ROM 00560				** ROM 00559				** ROA 885				**
	09	10	11	12	09	10	11	12	09	10	11	12	09	10	11	12	
000000	0	0	0	0	1	1	1	0	1	1	0	0	1	1	0	0	
000001	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	
000002	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
000003	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	
000004	1	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	
000005	1	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1	
000006	0	0	0	0	1	1	1	0	1	1	1	1	1	1	1	1	
000007	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
000010	1	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000011	0	0	0	0	1	1	1	1	1	0	1	0	0	1	0	1	
000012	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	
000013	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	
000014	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000015	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	
000016	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	
000017	1	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	
000020	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000021	1	0	0	0	1	1	1	0	1	0	1	0	0	1	0	0	
000022	1	0	0	0	1	1	0	0	1	1	1	1	1	1	1	1	
000023	1	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	
000024	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000025	1	0	0	0	1	1	1	0	1	1	1	1	1	1	1	1	
000026	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	
000027	1	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	
000030	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000031	1	0	0	0	1	1	1	1	1	0	1	0	0	1	0	1	
000032	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	
000033	1	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	
000034	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000035	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	
000036	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	
000037	0	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000040	0	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000041	0	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000042	0	1	0	0	1	0	1	0	1	1	1	1	1	1	1	1	
000043	1	1	0	0	1	1	1	0	0	1	0	0	1	1	1	1	
000044	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	
000045	0	1	0	0	1	1	1	0	1	1	1	1	1	1	1	1	
000046	0	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1	
000047	0	1	0	0	0	0	0	1	1	1	1	1	1	1	1	1	
000050	0	1	0	0	0	1	0	1	1	1	1	1	1	1	1	1	
000051	1	1	0	0	1	0	1	1	1	1	1	1	1	1	0	0	
000052	1	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000053	0	1	0	0	1	0	0	1	1	1	1	1	1	1	1	1	
000054	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000055	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	
000056	0	1	0	0	0	0	1	0	1	1	1	1	1	1	1	1	
000057	1	1	0	0	1	1	1	0	0	1	0	0	1	1	1	1	
000060	1	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000061	1	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	
000062	0	1	0	0	1	1	0	1	1	1	1	1	0	0	1	0	
000063	1	1	0	0	1	1	1	0	0	1	0	0	1	1	1	1	
000064	1	1	0	0	1	1	0	1	1	1	1	1	0	0	1	0	
000065	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	
000066	1	1	0	0	1	1	0	1	1	1	1	1	0	0	1	0	
000067	0	0	1	1	0	0	1	0	1	1	1	1	1	1	1	1	
000070	1	1	0	0	0	1	0	1	1	1	1	1	1	1	1	1	
000071	0	0	1	1	0	0	1	0	1	1	1	1	1	1	1	1	
000072	0	1	0	0	1	1	1	1	1	0	0	0	1	0	0	0	

	** ROA 886				** ROM 00560				** ROM 00559				** ROA 885				**
	09	10	11	12	09	10	11	12	09	10	11	12	09	10	11	12	
000261	0	1	0	1	1	1	1	1	1	0	1	1	1	0	1	1	
000262	1	1	0	1	0	0	0	0	1	1	1	1	1	1	1	1	
000263	0	1	0	1	1	1	0	1	1	0	0	0	1	0	0	0	
000264	1	1	0	1	1	1	0	1	1	1	1	1	0	1	0	1	
000265	0	1	0	1	0	1	1	0	1	0	0	0	1	1	1	1	
000266	1	1	0	1	1	0	0	1	1	1	1	1	0	1	0	1	
000267	0	0	1	1	0	0	1	0	1	1	1	1	1	1	1	1	
000270	0	1	0	1	0	1	1	0	1	0	0	0	1	1	1	1	
000271	1	0	1	0	1	1	0	0	1	1	0	1	1	1	1	1	
000272	0	1	0	1	0	1	1	0	1	0	0	0	1	1	1	1	
000273	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	
000274	0	0	1	1	0	0	1	0	1	1	1	1	1	1	1	1	
000275	0	0	1	0	1	0	0	1	1	1	1	1	0	0	0	1	
000276	0	1	0	1	0	1	1	0	1	0	0	0	1	1	1	1	
000277	1	1	1	1	0	0	1	0	1	1	1	1	1	1	1	1	
000300	0	1	0	1	0	1	1	0	1	0	0	0	1	1	1	1	
000301	0	0	1	1	1	1	0	0	1	1	1	1	1	1	1	1	
000302	0	0	1	1	0	1	0	0	1	1	1	1	1	1	1	1	
000303	0	0	1	1	1	0	0	0	1	1	1	1	1	1	1	1	
000304	1	0	1	1	1	1	1	1	1	0	1	1	1	0	1	1	
000305	1	0	1	1	1	1	1	0	1	0	0	0	1	0	0	0	
000306	0	1	0	1	0	1	1	0	1	0	0	0	1	1	1	1	
000307	0	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	
000310	0	0	1	1	1	0	1	0	1	1	1	1	1	1	1	1	
000311	0	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	
000312	0	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	
000313	0	0	1	1	1	1	1	1	1	0	0	0	1	0	0	0	
000314	0	0	1	1	1	1	1	1	1	0	0	0	1	0	0	0	
000315	0	0	1	1	1	1	1	1	1	0	0	0	1	0	0	0	
000316	1	0	1	1	1	1	0	0	1	1	1	1	0	1	0	0	
000317	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	
000320	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	
000321	0	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	
000322	1	0	1	1	0	0	0	1	1	1	1	1	1	1	1	1	
000323	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	
000324	1	0	1	1	1	1	1	0	1	0	0	0	1	0	0	0	
000325	1	0	1	1	1	1	1	0	1	0	0	0	1	0	0	0	
000326	0	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	
000327	1	0	1	1	1	1	0	1	0	1	0	0	1	1	1	1	
000330	1	0	1	1	1	0	1	0	1	1	1	1	1	1	1	1	
000331	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
000332	1	0	1	1	1	0	1	0	1	1	1	1	1	1	1	1	
000333	0	0	1	1	1	1	0	1	1	1	1	0	1	1	1	1	
000334	0	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	
000335	0	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	
000336	0	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	
000337	1	0	1	1	1	0	0	0	1	1	1	1	1	0	0	0	
000340	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
000341	0	1	1	1	1	1	1	0	1	0	0	0	1	0	0	0	
000342	0	1	1	1	0	1	0	0	1	1	1	1	1	1	1	1	
000343	0	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	
000344	0	1	1	1	1	1	1	0	1	0	0	0	1	0	0	0	
000345	0	1	1	1	1	1	1	0	1	0	0	0	1	0	0	0	
000346	0	1	1	1	1	1	0	1	1	1	1	1	0	1	0	0	
000347	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	
000350	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	
000351	0	1	1	1	1	1	1	1	1	0	0	0	1	0	0	0	
000352	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	
000353	1	1	1	1	1	1	0	0	1	0	0	0	1	0	0	0	

AIS REGNECENTRALEN

Designed by VH
25/11 - 75

Drawn by

Dwg. Office Check

Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

Unit
FPA 801
Dwg. No.
A12836

TRANSMITTER JACK

71

J1

ELCO MINIVARILOCK, RECEPTACLE, TYPE 8026-075, CODE 1 - 1

PIN	GEN. ADR	SIGNAL NAME
A1		DATA LINE 0 OUT A
A2		1 0 - B
A3		1 1 - A
A4		1 1 - B
A5		2 - A
A6		2 - B
A7		3 - A
B7		3 - B
B6		4 - A
B5		4 - B
B4		5 - A
B3		5 - B
B2		6 - A
B1		6 - B
C1		7 - A
C2		7 - B
C3		PARITY LINE OUT A
C4		- B
C5		RESET LINE OUT A
C6		- B
C7		REQ ACK LINE IN A
D7		- B
D6		DATA REQ LINE OUT A
D5		- B
D4		STATUS REQ LINE OUT A
D3		- B
D2		AUTOLOAD LINE OUT A
F1		- B
F2		CONN. LINE OUT A
E3		- B
E5		LAST CHAR. LINE OUT A
E6		- B
F7		
F6		
F2		
F1		
H1		
J1		
J2		
J6		
J7		
K7		
K6		0 VOLT
K5		
K3		

J1

ELCO MINIVARILOCK, RECEPTACLE, TYPE 8026-075, CODE 1 - 1

PIN	GEN. ADR	SIGNAL NAME
K2		
K1		
L2		
L3		
L4		
L5		
L6		
L7		
M7		
M0		
M5		
M4		
M3		
M2		
M1		
N1		
N2		
N3		
N4		
N5		
N6		
N7		
P7		
P6		
P5		
P4		
P3		
P2		SHIELD
P1		SHIELD

J2

ELCO MINIVARILOCK, RECEPTACLE, TYPE 8026-033, CODE 1-2

PIN	GEN. ADDR.	SIGNAL NAME
A2		REMOTE AUTOLOAD
A3		OV
A4		
A5		
A6		
A7		
B1		
B2		
B3		
B5		
B6		
B7		
C1		
C2		
C6		
C7		
D1		
E1		
E2		
E6		
E7		
F1		
F2		
F3		
F5		
F6		
F7		
H2		
H3		
H4		
H5		
H6		
H7		

2/110-75 VH.

JACK for AUTOLOAD SIGNAL

~~A 2772~~

A/S REGNECENTRALEN

Designed by V/H
25/11-75

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

Unit
FPA 801
Dwg. No.
A12887

RECEIVER JACK

J3

J3

ELCO MINIVARILOCK, RECEPTACLE, TYPE 8026-075, CODE 1 - 3

PIN	GEN. ADR	SIGNAL NAME
A1		DATA LINE 0 IN A
A2		- 0 - B
A3		- 1 - A
A4		- 1 - B
A5		- 2 - A
A6		- 2 - B
A7		- 3 - A
B7		- 3 - B
B6		- 4 - A
B5		- 4 - B
B4		- 5 - A
B3		- 5 - B
B2		- 6 - A
B1		- 6 - B
C1		- 7 - A
C2		- 7 - B
C3		PARITY LINE IN A
C4		- B
C5		RESET LINE IN A
C6		- B
C7		REQ ACK LINE OUT A
D7		- B
D6		DATA REQ LINE IN A
D5		- B
D4		STATUS REQ LINE IN A
D3		- B
D2		AUTOLOAD LINE IN A
E1		- B
E2		CONN. LINE IN A
E3		- B
E5		LAST CHAR LINE IN A
E6		- B
F7		
F6		
F2		
F1		
H1		
J1		
J2		
J6		
J7		
K7		
K6		
K5		0 VOLT
K3		


J

ELCO MINIVARILOCK, RECEPTACLE, TYPE 8026-075, CODE -

PIN	GEN. ADR	SIGNAL NAME
K2		
K1		
L2		
L3		
L4		
L5		
L6		
L7		
M7		
M6		
M5		
M4		
M3		
M2		
M1		
N1		
N2		
N3		
N4		
N5		
N6		
N7		
P7		
P6		
P5		
P4		
P3		
P2		SHIELD
P1		SHIELD

11004

J 1 , code 1-1
ELCO MINIVARILOCK
RECEPTACLE
TYPE 8026-075




AC doc. V8 140
 A/S REGNENTRALEN
 Designed by VH
 20/10 - 75
 Drawn by
 Dwg. Office Check
 Design Check
 Replaces Dwg. No.
 due to ECN
 Replaced by Dwg. No.

Unit
 FPA 801
 Dwg. No.
 A12888

TRANSMITTER - MELLENKABEL
 CEL A13

J 1005

J 3, CODE 1-3
ELCO MINIVARILOCK
RECEPTACLE
TYPE 8026-075



J 2, CODE 1-2
ELCO MINIVARILOCK
RECEPTACLE
TYPE 8026-033

Replaced by Dwg. No. _____
 due to ECN _____
 Replaces Dwg. No. _____
 Design Check _____
 Dwg. Office Check _____
 Drawn by _____
 Designed by *VH*
 20/10-75
AIS RECEN CENTRALEN

Unit *FPA 801*
 Dwg. No. *111887*

RECEIVER - MELIEMKABEL.
 CFL 211

A/S REGNĒCENTRALEN

Designed by **VH**
25/11-75

Dwg. Office Check

Design Check

Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

Unit
FPA 801
Dwg. No.
A12890

Cable between **FPA 801 - FPA 100/702**
CBL 817

I = Interconnection, T = Twisted pairs. Length of cable : max 20m.
Cable type : Std. Parsnoet 21 par m. skärm NEK

P1 PIN	I	T	GEN. ADDR.	SIGNAL NAME	I	P2 PIN
A1		0		hvid / grå		1
A2		0		hvid / sort		2
A3		0		grå / blå		3
A4		0		hvid / orange		4
A5		0		grøn / orange		5
A6		0		brun / orange		6
A7		0		grå / orange		7
B6		0		grøn / hvid		8
B5		0		grøn / brun		9
B4		0		grå / grøn		10
B3		0		hvid / brun		11
B2		0		grå / brun		12
B1		0		sort / brun		13
C1		0		grå / sort		14
C2		0		blå / hvid		15
C3		0		blå / orange		16
C4		0		blå / grøn		17
C5		0		blå / brun		18
C6		0		blå / brun		19
C7		0		blå / brun		20
D6		0		blå / brun		21
D5		0		blå / brun		22
D4		0		blå / brun		23
D3		0		blå / brun		24
D2		0		blå / brun		25
E1		0		blå / brun		26
E2		0		blå / brun		27
E3		0		blå / brun		28
E5		0		blå / brun		29
E6		0		blå / brun		30
E7		0		blå / brun		31
F7		0		blå / brun		32
F6		0		blå / brun		33
F2		0		blå / brun		34
F4		0		blå / brun		35
H1		0		blå / brun		36
J1		0		blå / brun		37
J2		0		blå / brun		38
J6		0		blå / brun		39
J7		0		blå / brun		40
K7		0		blå / brun		41
K6		0		blå / brun		42
K5		0		blå / brun		43
K3		0		blå / brun		44

P1 PIN	I	T	GEN. ADDR.	SIGNAL NAME	I	P2 PIN
K2						
K1						
L2						
L3						
L4						
L5						
L6						
L7						
M7						
M6						
M5						
M4						
M3						
M2						
M1						
N4						
N2						
N3						
N4						
N5						
N6						
N7						
P7						
P6						
P5						
P4						
P3						
P2				Shield		51
P1						52

P1 ELCO MINIVARILOCK, RECEPTACLE, TYPE 8026-075, CODE
P2 CANNON IIB 52 A

RETURN LETTER

Title Technical Manual for FPA803
Front-end Processor Adapter

RCSL No.: 99 0 00805.

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ **Title:** _____

Company: _____

Address: _____

Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

Affix
postage
here

 **REGNECENTRALEN**
af 1979

Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark






CONNECTOR I: ELCO PLUG 8026-033-000-725

CONNECTOR II: ELCO PLUG 8026-033-000-725

CABLE : 5 x 2 x 0,25 mm²

LENGTH : 150 cm

HC

I PIN	WIRE	II PIN
A2 A3		A2 A3
A4 A5		A4 A5
A6 A7		A6 A7
B7 B6		B7 B6
B5 B3		B5 B3

2.10.75


R 21214

CBL 803



CONNECTOR I : ELCO KANTSTIK 2x25 PoL LODDE
 CONNECTOR II : ELCO RECEPT 8026-075-000-801
 CONNECTOR III : SPADESKO 6,3mm, FORTIN., Rød
 CABLE : 18 x 2 x 0,14 mm²

HC




I	WIRE	II
A1 B1		A1 A2
A2 B2		A3 A4
A3 B3		A5 A6
A4 B4		A7 B7
A5 B5		B6 B5
A6 B6		B4 B3
A7 B7		B2 B1
A8 B8		C1 C2
A9 B9		C3 C4
A10 B10		C5 C6
A11 B11		C7 D7
A12 B12		D6 D5
A13 B13		D4 D3
A14 B14		D2 E1
A15 B15		E2 E3
A16 B16		E5 E6
A17 B17		K6 K5
III		P2 P1

BEMERK:
 OPSPENDINGSPLADE CHS 801-19
 PÅSKRUES ELCO RECEPT, INDEW
 TRÅDNING AF STIK.

11.2.76
 6.4.76



CONNECTOR I : ELCO KANTSTIK 2x25 POL. LODDE
 CONNECTOR II : ELCO RECEPT 8026-075-000-801
 CONNECTOR III : ELCO RECEPT 8026-033-000-801
 CONNECTOR IV : SPADESKO 6,3mm, FORTIN. RØD.
 CABLE : 19 x 2 x 0,14 mm²




I	WIRE	II
A1	○	A1
B1	○	A2
A2	○	A3
B2	○	A4
A3	○	A5
B3	○	A6
A4	○	A7
B4	○	B7
A5	○	B6
B5	○	B5
A6	○	B4
B6	○	B3
A7	○	B2
B7	○	B1
A8	○	C1
B8	○	C2
A9	○	C3
B9	○	C4
A10	○	C5
B10	○	C6
A11	○	C7
B11	○	D7
A12	○	D6
B12	○	D5
A13	○	D4
B13	○	D3
A14	○	D2
B14	○	E1
A15	○	E2
B15	○	E3
A16	○	E5
B16	○	E6
A17	○	K6
B17	○	K5
A25	○	P2
B25	○	P1

BEMÆRK:
 OPSPÆNDINGSPLADE CHS 801-20
 PÅSKRUES ELCO RECEPT INDEN
 TRÅNING AF STIK.

Hc

11.2.76
 6.4.76



R 21216

CBL 814



Hc

I PIN	WIRE	II PIN
A1	HVID	1
A2	GRA	2
A3	HVID	3
A4	SORT	4
A5	GRA	5
A6	BLA	6
A7	HVID	7
B7	ORANGE	8
B6	GRON	9
B5	ORANGE	10
B4	BRUN	11
B3	OPANGE	12
B2	GRA	13
B1	ORANGE	14
C1	GRON	15
C2	HVID	16
C3	GRON	17
C4	BRUN	35
C5	GRA	34
C6	GRON	33
C7	HVID	32
D7	BRUN	31
D6	GRA	30
D5	BRUN	29
D4	SORT	28
D3	BRUN	27
D2	GRA	26
E1	SORT	25
E2	BLA	24
E3	HVID	23
E5	BLA	22
E6	ORANGE	21
E7	BLA	37
F7	GRON	38
F2	BLA	39
F1	BRUN	40
H1	SORT	41
J1	GRON	42
K6	SORT/BLA	20
X5	SORT/ORANGE	19
P2	SHIELD	51
P1	SHIELD	52

CONNECTOR I : ELCO PLUG 8026 - 075 - 000 - 701

CONNECTOR II : CANNON DE 52 P

CABLE TYPE : PARISOET 21 x 2 x 0,14 mm² M SHIELD

LENGTH : 5m.



11.2.76
29.3.76

CBL 817

R 21217

