Title:

Cache memory simulator RC8000/55. RC8000 instruction counter.

.

RC SYSTEM LIBRARY: FALKONERALLE I DK-2000 COPENHAGEN F

RCSL No: 31-D524 Edition: _{November} 1978 Author: Bodil Larsen

Keywords:

RC8000 cache memory simulation, Escape function.

Abstract:

Simulation of a cache memory on RC8000/55. Examine hitrate for running programs with different cache and block sizes.

The escape routine in RC8000 is used to perform the simulation.

A list of used instructions in the supervised program is created by the simulation.

24 pages.

Copyright A/S Regnecentralen, 1978 Printed by A/S Regnecentralen, Copenhagen and shall not be responsible for any damages caused by relignce on any of the materials presented. ۽ ٿي

• •

	Introd	luction	1
	Refere	ances	2
1.	Cache	memory	3
	1.1	Set associative cache	4
	1.2	Blocks in cache	5
	1.3	Cache strategy	5 5 5 7 9 9 9 9 11 12 13 14 14 15 18
2.	Simula	itor	7
	2.1	Escape routine	7
	2.1.1	Function of the escape routine	7
	2.1.2	Changeable simulation variables	8
	2.2	Utility programs	9
	2.2.1	Setescape	9
	2.2.2	Stopescape	11
	2.2.3	Clearescape	11
	2.2.4	Monitor procedure set escape	11
	2.3	Printout program escprint	12
	2.4	Systime	13
3.	Example	₽	14
	3.1	FP program	14
	3.2	Program listing 1	15
	3.3	Escprint output	18
4.	Results	s 2	21
	4.1	Supervised programs	21
5.	Conclus	sion 2	23

INTRODUCTION.

.

.

.^{-. •}

14 ja ja

This report describes the method and results simulating a cache memory on the RC8000 computer.

The study was made by Bo Tveden Jørgensen, Rune Einersen and Bodil Larsen in August 1978.

References.

.

.

<u>.</u>---

. • •

Ref. 1. RC8000 Ref. manual RCSL 31-D383.

.

1. Cache Memory.

A <u>cache</u> memory is a very fast storage which is set between the primary storage and the CPU. The cache memory is directly connected to the CPU so data is fetched without activating the bus.

The cache memory is used as a buffer between the CPU and the primary storage so when a word is fetched from the primary storage it is stored in the cache.

This is done with the hope that many of the fetched data should be used again. The percentage of reused data is called the hitrate.



Time reduction using cache.

The time for fetching data from the primary storage 900 ns. Time for fetching data from the cache 200 ns.

Lets consider 100 fetches from the primary store:

Without cache 100×900 = 90000 ns.With cache and 75% hitrate25x900 + 75x200 = 37500 ns.

As seen, a good hitrate may give a high decrease in fetch time, at the same time the load on the bus is decreased.

This calculation is not fully correct, as a store will go to the primary storage even if it is present in the cache memory.

1.1. Set associative cache.

The set associative cache method is chosen.

The set associative method make a many to one mapping of the primary storage on the cache.

Say primary storage size = $m = k \times n$ cache storage size = n

Primary storage can now be split in the following way:

The elements 0, n, 2n, ..., m-n are all stored in the same cache element if fetched. Similar for the other elements.

This is a cache with single element sets, but a cache may contain sets with several elements.

If the cache contains sets with more elements a primary storage element can be stored in one of the elements in the corresponding set of the cache. A strategy for storing in the different elements of the sets could be either cyclic, random or the longest not used element.

In hardware all elements of a set can be scanned in parallel which make the search fast.



The described method is used for our simulator, but there are other cache strategies e.g. simple cyclical storing.

1.2 Blocks in cache.

Instead of moving one word to the cache at a time a whole block can be transferred so that the sets consists of a number of blocks.

As the program execution is basically sequential, the next instruction will probably be found in the cache. This is not necessarily true in case of data references.

As a whole block should be transferred when one word is referenced, this should be done in one 'operation' on the bus.

In RC8000 it is only possible to monopolize the bus for the time used to transfer two words from primary storage to the CPU. A longer time period may result in dataoverrun on the disc.

Therefore the blocksize was chosen to 2 words.

1.3 Cache strategy.

The chosen strategy is as follows:

A set associative cache is used.

Total cache size of 1 k and 4 k words is simulated.

Block size of 2 and 4 words is simulated.

Number of elements in a set is 1 block.

5

When a store is made it is stored through to the primary storage; if the address is in the cache, the new data is stored here too. This feature is also called write-through.

The cache listen to the bus. So every transfer to an address in the primary storage will result in the same transfer to the corresponding address in the cache memory. This feature ensures a correct content of the cache even if corresponding words in the primary storage is changed by input from a peripheral device. The cache strategy described in 1.3 is simulated using the escape facility of the RC8000 to survey the program execution. (cf ref. 1)

Three utility programs are used to set or clear the escape function.

A printout program is created to output the collected tables in a readable form.

2.1 Escape routine.

RC8000 escape facility is used to supervise the program execution in order to simulate the cache.

The escape facility is implemented by means of an escape mode, an escape mask and an escape address.

The <u>escape mode</u> tells the monitor if an escape should be performed for this process. The <u>escape mask</u> tells which instructions should be supervised and the <u>escape address</u> tells which routine should be executed when the escape is performed.

The instructions inside the escape routine are executed with escape mode = no. A return to the program is made by the instruction, return escape (RE) which sets the escape mode back to yes.

2.1.1 Function of the escape routine.

The escape routine used for the simulator performs the following: Updates a table, with the first 12 bits of the instruction as, index, (instruction code, working reg, indirect, relative and index register).

An occurrence of a 12 bit code is counted in this table.

- 2. Count no. of instructions, loads, stores and indirects.
- 3. Count instruction misses (instructions not found in cache) load misses and store misses.

2.1.2 Changeable simulation variables.

The escape routine is made as a stand-alone routine incorporated in the utility program translation (cf 2.2)

There is a number of changeable variables in the routine, a recompilation is necessary if a change is wanted.

Variable	Std.	Description
name	value	
F0	1	own cache 1=yes, −1≃no
		If the cache tables are in a separate
		process use no.
F1	1	Instruction count 1=yes, -1=no.
F2	1	Indirect count 1=yes, -1=no.
F3	1	Load count 1=yes, -1=no.
F4	1	Store count 1=yes, -1=no.
F5	1	Clear cache on jd instruction 1=yes, -1=no.
		A clear on jd is a simulation of a process
		change.
F6	9	No. of bits in row index.
		No. of bits in address part of cache block.
F7	1	No. of block index bits
		Note F6+F7=number of bits in cache defining
		standard cachesize to 10 bits = $1024 = 1K$

8

F8	11	No.of bits in standard cache table size
F9	1	Count of cache element destroy by instruc. 1=yes, -1=no.
F10	1	Count of cache element destroy by loads. $1 = yes, -1 = no$.

2.2 Utility programs.

Three utility programs are created to control the escape function.

- . setescape
- . stopescape
- . clearescape

2.2.1 Setescape.

Call:

setescape

Function:

Moves the program stack to lower addresses to make space for the escape routine, copy the routine to the created space (cf. fig. 2).

Call the monitor procedure set escape to set escape address, escape mode and escape mask.

If a new call of setescape is made with an escape routine of different size, then the new escape routine is stored, else nothing is changed in the stack. In both cases a new call of the monitor procedure set escape is performed.



. -

.

.



10

2.2.2 Stopescape.

Call:

stopescape

Function:

Clears the escape mask and the scape address.

So the escape function is no longer performed but the escape routine is still in the FP stack.

2.2.3 Clearescape.

call:

clearescape.

Function:

Clears the escape mask and the escape address.

Moves the program stack pointers back (cf 2.2.1 setescape).

2.2.4 Monitor procedure set escape.

Procedure Set Escape, 1.

set escape (escape-address, escape-specification)

w0 escape-specification (call)

w1

w2

w3 escape-address (call)

jd 1<11+1

Defines the escape address, escape mode and escape mask of the 'calling process.

Sets the <u>escape-specification</u> = <u>escape-mode</u> and <u>escape-mask</u> in the exception register (status register).

Escape-specification:

escape-mode <22+ escape-mask <12

escape-mode 1 bit (no, 1) $\begin{cases} 0 & \text{no escape function} \\ 1 & \text{escape function} \end{cases}$

escape-mask 6 bits (no.6-11) (cf ref.1.)

The <u>escape address</u> must either be zero or point to an area within the calling process. If zero no escape function is performed.

Setting escape-specification or escape address to zero the escape function is inactive.

PARAMETER ERROR: escape address outside calling process.

2.3 Printout program escprint.

This utility program helps print out the tables created by the simulation.

The program prints the following:

- . list of the used changeable variables (cf. 2.1.2)
- . table of used instructions printed in number, percent and split into indirect, relative and indexed.
- . tabel over x-addressings, split into pure, indirect and relative.
- . number of instructions loads, stores and indirects.
- . number of instructions, load and store misses.
- . number of times an instruction or load destroys something in the cache.
- . in percent how many words are averagely used in the cache.
- . the total hitrate and the instruction, the load and the store hitrate are printed.

Note the store hitrate is not interesting as we always store through to the primary storage.

See example in chapter 3.

2.4 Systime.

Note if the cache is large (e.g. 4K) and the jd clear facility is used, 'systime' should be leftout from the supervised programs as it may cause an endless loop in the simulation.

3. Example.

. • •

: - *

A program 'benchprog' is supervised.

3.1 FP program.

The Fp calls to run the supervision could be as follows:

head cpu	
(setescape	; set escape routine
benchprog	; run program
stopescape)	; clear escape mode

head cpu				
escprint	i	print	cache	tables
clearescape	;	clear	escape	routine

To run this program you need furthermore a file descriptor for the sort file and some input parameters.

The actual FP program looks as follows:

```
HERD I CHU

DSOPIFILESET AUGUUDSC DED DUR 20.3

(SETESCAPE

DERCHPRIG

STOPESCAFE)

SOU DUGUUD DUR DUR FRA POSIER,

IDED TEXTEN FORSKYDES Z POSITIONEP FRA POSI TIL POST

AERO EPG

ESCENTRT

ULEARESCAPE
```

 \star)Note! This shall actually be one line

3.2 Program listing.

<u>.</u>----

<u>.</u> • • •

```
BENCHPROG=ALGOL
HENCHMARK PROGRAM FOR GENERATION AND PRINT OF RECORDS.
JW 0.27.01.1977
BEGIN
COMMENT
             PARAMETERS APE PEAD FROM 70NE IN:
        1. LINE : - KRECORNLENGTHS KNUMPER OF RECORDSS KENNCTIONS KETLES
                   FUNCTION = 0, GENERATION OF RECORDS:
        2. LINE 1
                   THE 2. LINE CONTAINS & TEXT TO BE USED FOR THE GENE-
                   RATION OF RECORDS. THE TEXT IS USED TO FILL UP 2 *
                   PECORDIENGTH CHAPACTERS WHICH ARE HSED CYCLICALLY
                   WITH & DISPLACEMENT OF 7 FROM RECORD TO RECORD.
                   FUNCTION > D. PEINT OF EVERY FUNCTION RECORD:
                   THE LIVE CONTAINS MARKER POSITIONS, THE LAST ONE < 0.
;
  INTEGER FUNCTION, INT, PECLENGTH, RECORDS;
  LONG ARRAY FILENANF(1:2);
  READ(IN, PECLENGTH, PECOPDS, FUNCTION);
  READSTRING(IN, FILENAME, 1);
  REPEATCHAR(TN);
 WRITE(OUT, <:<10>RECLENGTH: :>, RECLENGTH,
                   RECORDS: :>, RECORDS,
             <:
                   FUNCTION: +>, FUNCTION,
             <1
                   FILFNAME: :>, FILENAME,
             <:
             <;<10><1(>;>);
  INT:= 1;
 REGIN
ZONE Z(128+2,2,STDERROR);
    INTEGER.
            BASE/ GLASS/ T/ LAST_CHAP/ NEXT_POS/ POS_TEXT
    INTEGEP APPAY POSITION(1:20);
   ROOLFAN ARRAY TEXT(1:2*RECLENCTH);
   BOOLEAN FIFLD CHAR;
   <* SKIP THE PEST OF CUPPENT LINE *>
   FOR CLASSIE READCHAR(IN, CHAR) WHILE CLASS < 8 DOJ
   IF CHAR <> 25 THEN CLASSIE OF
```

```
IF FUNCTION = C THEN
 REGIN
 COMMENT (REATE RECORDS;
   I:= 1;
   OPEN (2,4, STPING FILENAME (INCREASE(I)), O);
  LAST_CHARIE 1; TEXT(1):= FALSE ADD 97; <* A *>
  FOP I:= 1 STEP 1 UNTIL 2+PECIENGTH 10
  PEGIN
    TE CLASS < A THEM - CLASSIE PEADCHAR(TH, CHAR);
    IF CLASS & P THEN
    BEGIN
      TEXT(T) := FOLSE ADD CHAP:
      LAST_CHAP:= T;
    END
    FLSE
      TEXT(T):# TEXT((T = 1) NOD LAST_CHAR + 1);
  END READ THE TEXT FOR THE PECOPO GENERATIONS
  RASE:= 0;
  FOR TIE 1 STEP 1 HNTTH RECOPES NO
  REGIN
    OUTRECO(2, RECLENGIN);
    FOR CHARIE 1 STEP 1 UNTIL PECEENGTH DO
      Z.CHARTE TEXT(HASE + CHAR);
    RASE:= PASE + 7; <+ HSE THE ORTGINAL TEXT CYCLICALLY +>
    IF BASE > RECLENGTH THEN BASE + PASE + PECIFICITH;
  END OUTRECA;
  CLOSE(Z, TRPE);
END FUNCTION = C, OPEATE RECORDS
EUSE
```

.

```
REGIN
     COMMENT
                PRINT EVERY EDUCTION RECEPT:
      It= 11
      OPEN(Z,4, STRING FILEWAME(INCREASE(1)), P);
      <* READ IN MARKING POSITIONS +>
      FOR POSLIMATE 1, POSLIMA + 1 WHILE POSITION(POSLIMA = 1) > 0 DO
        READ(TN, POSTTION(POS_INI));
      FOR I:= 1 STEP 1 PATEL PERMANS OF
      AFGIN
        INPECA(7, PECIENCIE);
        IF (T-1) MOD FRECTION = C THEN
        PFGIN
        COMMENT.
                   PRINT THE PECORD:
          POS_JNX:= 1;
        NEXT_POS:= POSITION(POS_TEX);
          FOR CHARIE 1 STEP 1 HATTE PERLENGTH DO
          BEGIN
            TE CHAR # FEYT_POR THEF
            REGIN
              WRITE(CUT, <: !:>);
              POS_TNX:= POS_TNX + 1;
              NEXT_POS:= POSTTION(POS_TEX);
            END MAPKER POSTTERN:
            OUTCHAR(CONT, 7.CHAR FYTRACT 12);
          END FOP CHAP;
          TE CHAR # NEXT_POS THEN . WEITE(OUT, CLEEN);
          OUTCHAP(OUT, 10);
        END PRENT THE PECORD;
      FND INRECA;
CLOSE(7,TRUE);
    END FUNCTION > C, PRINT;
  END
       INNER PLOCK;
END.
```

<u>-</u>---

: • *

3.3 Escprint output.

Here follows the output from a cache simulation run.

```
*NEAU 1 CPU
ROL 1970,11.18 17.15.10 CED: 15.01 SEC.
*USORTFIL=SET 400 DISC 500 to 0 20.5
*SETESCAPE
*ВЕЛСНРЯСС
RECLENGTH: BU RECORDS: 500
                                  FLC (TIUN; I)
                                                  FILFIZAME: USORTFIL
END
      19
*STOPFSCAPE
*HEAD CHI
BOE 1973.11.15 17.17.45 CPU: 165.EU SEC.
*ESCPRINT
ESCPRINT
CACHE: 4096 WERDS
 ROW INDEX LENGTH:
                   11
 HEACK INDEX LENGTH ( MEDS);
                              1
OWN CACHE:
              YES
INSER. COUNTS: YES
INDIK. COUNTS: YES
LOAD COUNTS:
               YES
                                        Changeable variables
STORE COUNTS:
              YES
JD-CLEAR:
              YES
CACHE LAHLE:
               11
INSTR DESTROY YES
LOAD DESTROY
             YES
```

.

INSTR	RUKTION	PCT	0 X	۲x	X 2	x3	0×1	I X 1	3 X 2	I X 3	0 X X	R X 1	R X 2	БХЯ	RIXO	RIX1	RIX2	R I X 3
Ľ	156	0	121	ħ	6	æ	3	2	0	Э	0	~	-	12	÷	D) >	0
Ť	*	Э	0	-	Ç	c	0	0	c	0	0	0	0	С	C	- C		
5	342	0	24	~	8 Q	0	G	C	0	0	27 <u>3</u>	0		: 0) ::	ے د	• c	> <
ر ٥	231	0	108	-	¢	c	9	0)	0	117	• •	• •	c	• c	. c	• c	
Ľ	26	þ	0	0	Ċ	C	0	0	0	0	26	• 🗢	c	: 0		o c) C	> c
₹ 3	163 924	16	57	~	101412	507	0	c	10	-	1878	,	, o	0	12	, o	, c	, c
53	43 894	S	90	88	752	42129	0	¢	0	0	826	0		' =		` =	' =	' c
۳A	1 093	0	750	~	0	n	0	æ	121		0	• •	, o) C	211) c) c	00
23	176	0	2	0	~	0	0	0	Э	0	171	0	• =	• c) C	o c	> 0
٩٢	53 370	0 4	5273	3236	2032	1682	0	•	0	c	1033	- -1	• c	: 0	110	c	• -	ç
Ļ	54 381	¢	114	0	80	2517	c	5	0	4	8418	87	20	137	3080	• •	2	¢
27	318	0	318	0	D	c	0	⇒	0	0	c	0	0	0	. 0	òc	• c	Ċ
хL	23	0	0	0	Э	J	0	0	0	0	23	0	0))	0	c	00	• c
ES	95	c	Ô	0	÷	0	0	C	¢	0	89	0	Ö	0		c	• =	
EA	970	0	-	3	818	20	0	0	0	0	131	0	0	c	0	Ċ	• =	0 0
2 L	41 595	ŝ	112	40163	122	177	Ŷ	0	Э	c	206	797	•	•	0	• c	• -	• c
ŗ	141 881	16	708	1158	128232	3556	12	0	267	0	5634	Э	0	0	2314	, C	, c	, =
5 2 2	93 506	10	~	2811	84334	1289	Q	2	388	0	4562	0	0	0	113	` c	` c	, c
â	67	0	-	0	56	0	0	0	c	0	10	0	0	0	0	• -) C	
×	879	c	-	167	123	500	0	0	70	0	49	0	0	Ċ) vo	· c	• <u>-</u>	
SH	41 839	ŝ	0	86	÷	Ś	o	4	0161	0	1570	•	0	0	0		e	• c
SX	•	5		3	0	0	0	0	Э	⇒	0	0	0	0	0		Ċ	• c
V V	741	0	0	4	0	718	~	0	0	Э	17	0	•	0	0	0	0	• 0
SŻ		0	r)	0	0	Э	Э	0	•	C)	0	0	0	0	0	0	0	
5	40 223	4 4	0223	0	0	a	0	0	0	0	0	c		0	0	. 0	• •	
Q ¥	12	0	12	0	>	0	0	0	0	0	0	0	0	0	9	• c	• c	
LS	738	0	625	0	ŋ	0	113	0	c	0	0	0	0	0				
2	388	0	388	0	0	0	0	0	c	Э	0	0	0	0	0) c	
±9	165 553	18 4	1511	¢	0	738	0	101 1	20527	1419	513	0	þ	0	738	0	, c	, c
۲ S ل	43 240	5 7	2134	\$	¢	218	67	22	543	-	90	0	0	0	170	0	0	'c
SE	2 399	0	873	0	00	c	300	~	0	1125	24	0	0	0	44	0	0	• •
	1 752	0	1537	5	Ð	¢	0	e	~	~	0	0	0	0	113	- 0	• =	0
20	045	0	645	Ð	3	0	0	0	0	>	0	0	0	¢	0	0		• =
2 S	3 301	0	2628	0	Э	•	0	⇒	С	300	0	0	C	¢	191	170	; ,) ¢
¥.	-	0	0	0	0	¢	0	0	0	c	4 4	0	С	0	. 0			
2	2 715	0	Э	609	1955	23	0	c	¢	Э	116	c	0	0	•	0	• c) C
0\$	6 336	e	ġ	2501	511	¢	c	0	3	0	2185	e	0	¢	1333		• =	• =
4 4	12	c	0	0	12	0	0	ວ	0	0	0	0	С	0	0	0	0) C
T WINS	INCTON 31	4 T T ONE D		001	ясл											ı	I	,
	INDIDEK	76 •	•			10 01												
HERAS	VIII VIII VIII VIII VIII VIII VIII VII	• • • •																
				•	~ ~ ~ ~													

••••

<u>.</u> . .

٠

X-1-АОКЕSSE4 [№G: X1-АОКЕSSEK №G: X2-АОКЕSSER №G: X3-АОКЕSSER №G: X3-АОКЕSSER №G:	560 1 178 517 50 959 380 364 54 099	1%6186K16 500 162 136 2 849 2 849	ポ F F A T I V F ト ト ト イ イ イ イ イ イ イ イ イ イ イ イ イ イ イ イ イ	9EL 06 100 8 450, 120, 120,	104 4 104 104 104 104 104 104 104 104 104 104
ษณิเค∞ไค่ห ะ	043 614 13	105 519 81	かな そ も し		
LUAUOPERANDS: Stutentryans:	574 ±01.	CUPUEACTOR: Stokefactor:	03 16		
SSIM 1SAI	. 10 240				
LUMO +155 510xe -155	- C U C - C - C - C - C - C - C - C - C				
I ASIAUCII0%S	31.7 323				
140146615 ^9644005,1000	174 152 578				
UPERADDS, SIDAE					
INSTR DESTROYS	2 3 14				
EXPLY CACHE	ゆく ようらう				
attas PD Ju	1467 255				
ušeù ju C≄C∽E	1.3.4.4				
HLTGATE	40 PCT				
LUSE HEIRATE	6.4 PCT				
LOAD HITKATE	4.2 PCT				
STOPE HITRALE	55 PCT				
646 - 31					
*CLEARFSCAPF					

20

· · -

<u>.</u> -

-

4. Results.

<u>.</u> . '

4.1 Supervised programs.

As you get a factor 40 on running programs with this simulation, we have only chosen rather small programs to supervise.

We have run the programs with all combinations of the following:

Cache size: 1 K and 4 K. Block size: 2 words and 4 words With or without clearing the cache in case of jd instruction (simulation of process change).

The runs:

Algol translation of BENCHMARK program (the program in chapter 3) ESCPRINT Run of programs: MAXECON run with logfile input BENCHMARK program (500 records) ESCPRINT program SORIBS (500 records)

The result of these runs are shown on fig.3.

The found total hitrate is within in the tabel

Fig 3 Hitrate for simulated cache runs.

program run:

<u>.</u>

. . . .

id-clear	Block size			
	BIOCK SIZE	e; z words	Block si	ze: 4 words
jd-clear	<u>4</u> K	1К	4K	1K
Algol transl.	96	94	97	96
BENCHMARK	99	96	99	97
Algol transl.	97	95	98	97
ESCPRINT	100	97	100	98
MAXECON	87	83	92	89
	94	85	96	91
BENCHMARK	98	97	99	98
500 records	100	98	100	99
ESCPRINT	.96	92	98	95
	97	92	98	95
SORT BS	91 94	84	94	88
500 records		86	96	90

5. Conclusion.

The supervised runs are not enough to give a full picture of how a cache memory would work.

The following runs should be supervised too:

mathematical-statistical programs BOSS Monitor total system with common cache (cf 2.1.2 F0 variable)

All in all we must say that the given material only is an indicator for how various programs will use a cache memory.

Further possibilities:

- For every instruction type the following instruction is registrated.
 A very used sequence could introduce a new instruction.
- Special cache version where only X2/X3 addressings are stored in the cache (ALGOL/FORTRAN machine).
- . It might be interesting to see how much the monitor actually intervenes with the cache parts used by the processes. Another strategy might be to have two cache memories: one for the monitor and one for the unprivileged processes. A further extension could be to have a number of independent cache memories and determin at the time of process creation which cache memory should be used for instance by applying the reminiscent pk-value.

Future:

The made measurements are only tentative real measurements must be carried out on the RC8000/55.

Therefore the RC8000/55 must be equipped with possibility of measuring par example:

. hits and misses in 48 bit counters.

. time lost waiting for transfer of the rest of the block.

If this is done, it is possible to get knowledge of how to construct the best cache memory for the RC8000 system.

Bo Tveden Jørgensen - Rune Einersen - Bodil Larsen.