
RCSL No: 30-M79

Edition: April 1977

Author: Peter Koch Andersson

Title:

DSC 801
Logic Diagrams and
Functional Description

Keywords:






Abstract:

(34 printed pages)

**Copyright © 1982, A/S Regnecentralen af 1979
RC Computer A/S
Printed by A/S Regnecentralen af 1979, Copenhagen**

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

BUSTRANSCEIVERS AND DATAIN REGISTERS	R 11655
BUSTRANSCEIVERS, DATAINPUTREGISTER, AC PARITY CHECKER GENERATOR	R 11656
"TRISTATING" OF A-SOURCE	R 11657
DATAOUTPUT REGISTERS	R 11658
BUS ADDRESS TRANSCEIVERS	R 11659
DEVICE ADDRESS DECODING	R 11660
BUS ADDRESS COUNTER REGISTER	R 11661
PARITYGENERATORS, INPUT/OUTPUT FLIP-FLOP, RECEIVERS FOR RESETSIGNALS	R 11662
BUSCONTROL	R 11663
ALU, C-SOURCE	R 11664
MEMORY	R 11665
BUSCONTROL, CLOCK-TIMEOUT CIRCUIT	R 11666
ZERODECODING, B SOURCE SELECTOR, TAG REGISTER AND CONSTANT STORE	R 11667
START/RESET CIRCUIT	R 11668
DISCINTERFACE TRANSMITTERS	R 11669
DISCINTERFACE TRANSMITTERS	R 11670
DISCINTERFACE TRANSMITTERS AND RECEIVERS	R 11671
DISCINTERFACE RECEIVERS, TAG LOGIC	R 11672
"FIFO" - BUFFER CONTROL	R 11673
FIFO, MEMORY INPUT SELECTOR	R 11674
DISCDATALATCHES, SYNC FLIP-FLOPS AND ERRORCONDITION SELECTOR	R 11675
CLOCKGENERATOR CIRCUIT	R 11676
MICROPROGRAM CONTROL, DEVICE SELECTOR	R 11677
JUMPCONDITION SELECTOR, MICROPROGRAM STORE	R 11678
MICROPROGRAM STORE	R 11679
MICROPROGRAM STORE	R 11680
I-GENERATORS	R 11681



761111 PKA 761111 ERC

A/S REGNECENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.






due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
DATA 16-23	P3	Tristate output from bus receiver register bits 16:23. Gated to DATA A bus by Sel byte 2.
Datapar 0:2	P3	Output from busreceiver register parity bit 0:3. Used for parity checking of resp. Data 0:7, Data 8:15 and Data 16:23.
Buscheck	P21	Indicates an erroneous bustransfer to or from RC8000. May be Time out or Nack received. Used for microprogram sequencing.
NACK	P24	Indicates that the slave has detected a busparityerror. Used for microprogram sequencing.
ACC 0:7	P3	Tristate output of Accumulator register. Gated to DATA A bus by Sel ACC.
Parity error	P21	Even parity on selected byte DATA A bus. Used for microprogram sequencing.
Parity B	P4	Parity bit generated for DATA B bus to bustransmitter registers.

Unit

Dwg. No.



761111 PKA 761111 ERC

A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check





Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.





SIGNAL	DESTINATION	DESCRIPTION
DATA A 0:7	P2 P10 P20	DATA A BUS Source for ALU, Register store and Fifobuffer.
Parity A	P2	Parity bit on DATA A BUS
ACC parity	P3	Parity bit for Accumulatorregister.
SEL ACC, SEL byte 0:2		Tristate control signals for selecting the input to DATA A-bus.

Unit
Dwg. No.



761111 PKA 761111 ERC

A/S REGNECENTRALEN							Designed by	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.	SIGNAL	DESTI-NATION	DESCRIPTION				
														DATA OUT 0:19	P1	Data and parity register outputs				
														DATA OUT 20:23	P2	to be transmitted on RC 8000 bus.				
														DATAPAR OUT 0:2						
														Unit						
														Dwg. No.						



761111 PKA 761111 ERC

A/S REGNECENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check


Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTI-NATION	DESCRIPTION
DEVADDR 0:22, DEVADDRPARITY	P6	Output from RC 8000 Bus address receives.
Unit	_____ _____ _____	
Dwg. No.	_____ _____ _____	

761111 PKA 761111 ERC



A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
-,DEVADDR	P14	Low whenever the address on RC 8000 bus compares with the Addressswitch setting, and parity is odd.
ADDRSW 13-18	P10	Output of the Deviceaddressswitches. Used for computing base address.

Unit

Dwg. No.

.....


.....

.....

.....

.....

.....



761111 PKA 761111 ERC

A/S REGNECENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL

DESTINATION

DESCRIPTION


ADDR 0:22

P5

Outputs of the address register counter to be transmitted on the RC 8000 bus.

Unit

Dwg. No.




761111 P/A 761111 ERC

DSC 801
R11661


BUS ADDRESS COUNTER REGISTER
LOGIC DIAGRAM

A/S REGNECENTRALEN		Designed by	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.
SIGNAL	DESTINATION	DESCRIPTION						
Addr parity	P5	Is the parity on the address register counter on P7, making the address parity on RC 8000 bus odd.						
-, (OUTPUT & MASTER)	P1 P2	Controls data transmission on RC 8000 bus						
BUS REQ	P9	Initiates a RC 8000 bus selection, and inhibits the next select in signal from propagating to the next controller on bus.						
-, BUS REQ	P2	Resets Bus status and Parity register.						
PINT	P21	Power interrupt signal from RC 8000 BUS. Used for microprogram sequencing.						
POK	P18	Power OK signal from RC 8000 BUS. Used for clearing of Handshake flip-flop.						
-, POK	P8	The inverse of POK or-ed together with System Reset from BUS to create a						
-, Clear	P12	-, clear signal used for Master clearing						
Unit								
Dwg. No.								



761111 PKA 761111 ERC

A/S REGNECENTRALEN		Designed by	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.	SIGNAL	DESTI-NATION	DESCRIPTION
									Unit	Dwg. No.	
									Com sel	P9	Selection signal from bus
									Sel in	P9	Selection signal from bus. The controller may be selected when Com sel and Sel in are true.
									-,ACK REC	P2	Inverse of ACK REC.
									BUS BUSY	P9	The received Busy state from RC 8000 bus.
									DRDY	P14	Strobe signal from another master on the RC 8000 Bus.
									ACK REC	P9	Data acknowlege from a slave on RC 8000 bus.
									NACK REC	P2, P9	Data not acknowledged from a slave on RC 8000 BUS (Bus parity error).
									-, (ACK! NACK)	P9	The inverse of
									ACK! NACK	P9	the bus transfer conclusion signal.
									-,SEL OUT	P9	Selection signal propagated to next controller on RC 8000 BUS.
									SEL ACK	P9	Selection signal accepted, bustransfer about to begin.
									MASTER	P8,P9	BUStransfer to progress.
									-,MASTER	P5	The inverse of MASTER
									CPDATAREG	P1,P2	Delayed ACK!NACK or Time out.
									Unit		
									Dwg. No.		



761111 PKA 761111 ERC

A/S REGNOCENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check



Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
SUM 0:7	P13	Output from ALU
CARRY OUT	P24	Carry output from ALU on arithmetical operations. Used for microprogram sequencing.
DATA C 0:7 B	P13	Part of DATA C BUS. Addressswitches and device selectors register to be gated on here.

Unit
Dwg. No.



761111 PKA 761111 ERC

A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check


Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTI-NATION	DESCRIPTION
DATA C0:7	P10,P13	DATA C BUS amplified and in case of writing into RAM latched. Contains the selected Register/Ward. Used as operand on the ALU and as input to tag register.




Unit	_____ _____ _____
Dwg. No.	_____ _____ _____



761111 PKA 761111 ERC

SIGNAL		DESTINATION	DESCRIPTION
	Replaced by Dwg. No.		
	due to ECN		
S(0)		P9,P12	Bit 0 in Bustransfer sequences. Enables bus transfer after selection. High during Bustransfer, i.e. Bus output data registers must be stable or bus input data registers are about to change.
BUSREADY		P9,P22	= -, S(0). Proceed signal to clockgenerator
S(1)		P8,P12	Bit 1 in Bustransfer sequences. Sets Busrequest flipflop.
S(0)+		P12	S(0) New value
S(1)+		P12	S(1) New value
SYNACK		P12	Synchronised Delayed Bustransfer conclusion signal.
-,SYNACK		P12	= not SYNACK
-,(SYNACK&RECYCLE)		P12	Condition together with and urgent for gang idle or setting busrequest immediately.
-,Clear MA		P12 P9, P21, P23	Clear Microprogramaddress register if Master clear or clockpulse time out.
MCLEAR		P12 P22	Masterclear signal. Conditioned by Send tag.
Unit			
Dwg. No.			

A/S REGNENTRALEN



761111 PKA 761111 ERC

A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check






Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
-, ZERO	P24	Low when ALU-output equals zero. Used for microprogram sequencing.
DATA B 0:7	P2 P4, P7	DATA B BUS
RECYCLE	P12, P17	Signal to Discadaptor requesting 16 more bytes read or written.
READ	P19 P20	Redundant Tagcode bit meaning Readcommand to Disc adaptor
READ! WRITE	P19	Redundant tagcode bit meaning Read- or Write-command to Disc adaptor.
TAG PARITY, TAG 0:3	P16	Tagcode with odd parity to be transmitted to Disc adaptor.
DATA C 0:7 A		Part of DATA C-BUS sources. On this page constant store.


Unit
Dwg. No.



761111 PKA 761111 ERC


		SIGNAL	DESTINATION	DESCRIPTION
	Replaced by Dwg. No.	- , CLEAR COMM	P14	Clears start- or reset-command for current device.
	due to ECN	RESET	P23	Reset command to current device. Resets microprogramaddress register.
	Replaces Dwg. No.	START	P24	START command to current device. Used for sequencing microprogram.
	Design Check	- , DEVICE PRESENT	P14	Low if controller is addressed and a zero bit is stored in the addressed "device present"-RAM location.
	Dwg. Office Check	- , DEV ADDR SYNC	P14	Synchronized "addressed" and strobed from RC 8000 bus. Stores a Start- or Reset-command.
	Drawn by	ACK	P9	Acknowledge for addressing to be sent to Busmaster.
	Designed by			
A/S REGNECENTRALEN Unit Dwg. No.				

RC doc: VB 139



761111 PKA 761111 ERC

<p>A/S REGNENTRALEN</p>	Designed by		Drawn by		Dwg. Office Check		Design Check		Replaces Dwg. No.		due to ECN		Replaced by Dwg. No.							
	Unit											Dwg. No.								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 33%;">SIGNAL</th> <th style="width: 17%;">DESTINATION</th> <th style="width: 50%;">DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td style="height: 800px; vertical-align: top; padding: 10px;">BUSOUT 0:7</td> <td style="vertical-align: top; padding: 10px;">DSA</td> <td style="vertical-align: top; padding: 10px;">Databyte or command specifier to Disc adaptor.</td> </tr> </tbody> </table>															SIGNAL	DESTINATION	DESCRIPTION	BUSOUT 0:7	DSA	Databyte or command specifier to Disc adaptor.
SIGNAL	DESTINATION	DESCRIPTION																		
BUSOUT 0:7	DSA	Databyte or command specifier to Disc adaptor.																		



761111 PKA 761111 ERC

SIGNAL		DESTINATION	DESCRIPTION
BUS OUT PARITY		DSA	Odd parity bit for BUS OUT 0:7
TAG BUS 0:3 TAG BUS PARITY		DSA	Tag command with odd parity to Disc adaptor.
TAG OUT XMT		DSA	Signal to Discadaptor meaning that a Tag command is available on Tag bus and Bus out.
SYNC OUT		DSA	Signal to Discadaptor meaning write data available on bus out or read data accepted on bus in.

Replaced by Dwg. No.

due to ECN

Replaces Dwg. No.

Design Check

Dwg. Office Check

Drawn by

Designed by

A/S REGNENTRALEN


Unit

Dwg. No.

.....

.....

.....



761111 PKA 761111 ERC

A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check


Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
SELECT HOLD	DSA	Logic one on the select line to the Discadaptor.
RESPONSE XMT	DSA	Signal sent to Discadaptor as response on CHECKEND or NORMAL END.
SELECT ACTIVE	P16	Signal from DSA meaning Discadaptor connected and ready to receive TAG commands.
BUS IN 0:4	P20, P21	Input lines from Disc adaptor carrying data or status.


Unit		
Dwg. No.		




761111 PKA 761111 ERC

A/S REGNECENTRALEN	Designed by	Drawn by	Dwg. Office Check	Design Check	Replaces Dwg. No.	due to ECN	Replaced by Dwg. No.	SIGNAL	DESTINATION	DESCRIPTION
								BUS IN S:7	P20 P21	Inputlines from Discadaptor carrying data or status.
								-,CHECKEND	P18	CHECKEND inverted.
								DA INT	P24	Signal from Discadaptor going high when selected sector arrives under the read/write heads of one of the connected drives. Used for microprogram sequencing.
								TAG VALID : CHECKEND & SEND TAG	P18	Conclusion signal for first phase of a Tag command sequence.
								SYNCIN	P19 P21	Signal from Disc adaptor meaning that write data is requested on BUSOUT or read data is available on BUS IN lines.
								NORMAL ! CHECKEND & BUS IN LATCH	P18	Tag command sequence conclusion signal.
								CHECKEND	P18 P19 P21	Tag command sequence conclusion signal indicating an error.
								HANDSHAKE	P21	Signal meaning that a Tag command is being executed, necessary for cleaning up after master reset.
							-,BUS IN LATCH	P18	Latched BUSIN control signal from microprogram. Generates:	
							RESPONCE	P17 P18	Refer to RESPONCE XMT on Page 17.	
	Unit									
	Dwg. No.									

76111 PKA 76111 ERC



		SIGNAL	DESTINATION	DESCRIPTION
A/S REGNENTRALEN Designed by Drawn by Dwg. Office Check Design Check Replaces Dwg. No. due to ECN Replaced by Dwg. No.		ACCESS 1	P19 P20 P22	Fifo buffer control signal indicating that microprogram has access in the Fifo buffer.
		-,ACCESS 1	P20	
		-,DATA OVERRUN	P16 P17 P19	Goes low if Sync in arrives, and the Fifo buffer is not able to accept or deliver a data byte (buffer is resp. full or empty). Inhibits Sync out in response to the Sync in, thus making the DSA create the proper status bit for later sensing.
		-,CHECKENDSYNC	P19	Synchronized value of CHECKEND.
		-,BUFFERADDR 0:3	P20	Address to Fifo buffer RAM
		BUFFERHALF	P19 P24	Indicates that the buffer is more than half full when writing and less than half full when ready. Used by microprogram for proper reset of RECYCLE line.
		-,I READY	P19	Indicates when high, that buffer is empty on read, and buffer is full on write.
	-, II READY	P19	Indicates when high that buffer is empty on write and buffer is full on read.	
Unit				
Dwg. No.				



A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check






Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.





SIGNAL	DESTI-NATION	DESCRIPTION
-,Write buffer	P20	Write enable to FIFO buffer RAM
-,Select buffer	P13	High on Read and ACCESS 1. Used for routing buffer output to DATA B BUS.
-,DATA A 0:7 SEL	P11	Selector output to Register store input.
BUFFER 0:7	P13 P21	Fifo buffer output

Unit		
Dwg. No.		




761111 PKA 761111 ERC

		SIGNAL	DESTINATION	DESCRIPTION
Replaced by Dwg. No. due to ECN Replaces Dwg. No. Design Check Dwg. Office Check Drawn by Designed by A/S REGNENTRALEN		BUS IN SYNC 0:7	P20	Latched read-data from Disc adaptor.
		BUS OUT SYNC 0:7, BUS OUT SYNC PARITY	P15,P21 P21	Write data to Disc adaptor with odd parity.
		GATE BUS OUT SYNC	P15, P21	Gates BUS OUT SYNC to BUS OUT 100 ns before 100 ns after Sync out.
		SYNC 0, SYNC 1	P21,P16	Signals for generating. Sync out pulses.
		GATE TAG OUT	P21,P15 P16	Gates tag command on BUS OUT to DSA
		TAG OUT	P16	Tag strobe to DSA
		-,DISCEND	P21 P22	Low, when Tag command is accepted and still being executed.
		DISCEND	P22	High when -,DISCEND LOW
		ERROR	P24	These signals are used as Proceed-signals to clock generator. Conditional branch. If an error indicator is selected by microprogram, and the actual value is true, the two least significant bits in Next Microprogram Address (Next MP ADDR 7:8) are forced to disregard their programmed values.
		Unit		
	Dwg. No.			



761111 PKA 761111 ERC

A/S REGNECENTRALEN	Designed by		
	Drawn by		
	Dwg. Office Check		
	Design Check		
	Replaces Dwg. No.		
	due to ECN		
	Replaced by Dwg. No.		
	SIGNAL	DESTINATION	DESCRIPTION
	- ,CP100	P22,P12	Masterclock, 10 MHz from which all clocks, load functions and write enables are derived after the delay of one logic level (inversion after and). Except for certain synchronation flip flops, all clock times are the negative edge of this signal delayed.
	- ,CP COND	P22,P12	Condition signal excluding at least every second of the master clock pulses.
CP 100	P14,P18 P19,P11 P22	Freerunning version of Masterclock. Inverted. Used for synchronization purposes.	
CP	P7, P12, P23	System clock defining end of a micro-instruction.	
CP ACC	P2, P3	Load Accumulator pulse.	
CP ADDR REG2	P8	Load Address register 2-pulse.	
- ,REG Write	P11	Write enable to Register store.	
CP TAG	P13	Load Tag register pulse.	
CP 100 A	P12	See CP100	
CP DEV CNT	P23	Clock to Device number counter.	
- ,Write Slave REG	P14	Load Device present bit in slave register.	
Unit			
Dwg. No.			



761111 PKA 761111 ERC

A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check




Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
CP BUS REG	P12	Clock bus request flip flop
CP DO REG 0:2	P4	Load Data out registers 0:2, pulses.
CHANGEDEV+	P22	Enables CP DEV CNT this side Selects.
-,CHANGEDEV+	P23	Saved return microaddress for next device. Both high when Master cleared.

Unit
Dwg. No.



76111 PKA 76111ERC

A/S REGNECENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.






due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
DEV (0:1)	P10,P11 P14, P23	Output of Device number counter counts in the order (00 01 11 10)
NEXT DEV(0:1)	P23	Indicates next device number in the sequence.
-,DEV (0:1)	P11	the inverse of DEV(0:1)
MA0:8	P24, P25 P26	Microprogram address.
RESET+	P14	Synchronized RESET Command.
RESPONSE+	P18	RESPONSE Signal to DSA.
CARRY		Delayed Carryoutput from ALU.

Unit

Dwg. No.



76111 PKA 76111 ERC

A/S REGNENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check

Replaces Dwg. No.


due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
Next MPADDR (7:8)	P23	Least significant bits in next micro instruction address field, used for conditional branching.
MPS 7, MPS 8	P24	Defines NEXT MP ADDR (7:8) when not conditioned.
COND0SEL0:2, COND1SEL0:2	P24	Selects branch conditions
NEXT MPADDR (1:4)	P23	Direct branch address bits.

Unit	<hr/> <hr/>	<hr/> <hr/>
Dwg. No.	<hr/> <hr/>	<hr/> <hr/>

761111 PKA 761111ERC



A/S REGNECENTRALEN

Designed by

Drawn by

Dwg. Office Check

Design Check


Replaces Dwg. No.

due to ECN

Replaced by Dwg. No.

SIGNAL	DESTINATION	DESCRIPTION
NEXT MPADDR (5:6)	P23	Direct branch address bits.
CPSEL 0:1	P22	Selection of proceed condition.
LOAD ACC	P22	Load ACC command.
-,LOAD ADDR REG(0:2)	P7, P22	Load Commands to Busaddress registers.
LOAD DO REG (0:2)	P22	Load Commands to Data out registers.
START BUS	P22	Start Command to bus logic.
Write store	P22	Generate write pulse to register store.
Sel store	P11, P13	Select Register store or constant store.
REG(0:4)	P11,P13	Address to Register or constant store.
Gate dev addr 1	P10	Gate part 1 of address switches and device number on BASTA B bus.


Unit	<p>.....</p> <p>.....</p>	
Dwg. No.	<p>.....</p> <p>.....</p>	




761111 PKA 761111 ERC

RENEGA CENTRALEN

		SIGNAL	DESTINATION	DESCRIPTION
Replaced by Dwg. No.		F SEL 0:2,		
due to ECN		Carry in	P10	ALU control.
Replaces Dwg. No.		NEXT MPADDR (0)	P23	Most significant direct branch address bit.
Design Check		Error card sel (0:2)	P21	Select error branch condition
Dwg. Office Check		GATE DEV ADDR 2	P10	Gates part 2 of address switches on DATA B bus.
Drawn by		GATE UNIT NO	P10	Gates Driveunit no. (DEV(0:1)) with unit in bit 7 on DATA B bus.
Designed by		DATA A SEL(0:1)	P1, P2 P3	Select source on DATA A tristate bus.
A/S REGNECENTRALEN		WRITE SLAVE REG	P22	Write command to device present slave register.
		CHANGE DEV	P22	Command to let next drive process take over.
		Count address	P7	Count command to Bus address register/counter.
		Clear Start	P14	Clear Start command bit
		SET TAG	P22	Load tag register command
		SEND TAG	P21	Send tag to DSA command
		ACCESS REQ 1	P19	Gain access to FIFO buffer.
		DEV BUS IN	P18, P20 P23	Select BUS IN from DSA as input data to Registerstore and acknowledge Tag command termination.
	Unit			
	Dwg. No.			



761111 PKA 761111 ERC



RETURN LETTER

DSC 801

Title: Logic Diagrams and Functional
Description

RCSL No.: 30-M79

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____

Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

Affix
postage
here

 **REGNECENTRALEN**
af 1979

Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark