RCSL No:	30 - M78		
Edition:	April 1977		
Author:	Peter Koch Andersson		

Title:

DSC 801 Technical Description



RCSL 42-i1905

Keywords:

Abstract:

(16 printed pages)

Copyright © 1982, A/S Regnecentralen af 1979 RC Computer A/S Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

RCSL 42-i1905

1.	General	1
2.	Datapathes	2
3.	Control pathes	3



.

1. General

۹. I

The Disc Storage Controller is a microprogrammed link between RC8000 mainstorage and the adapter DSA 801, which converts a channel program written in standard form in mainstorage into the proper sequences at commands to the adapter and the drives, transfers data between mainstorage and DSA, and keeps the RC8000 software informed about the state of the system.

The individual drives are controlled by their own channelprogram, timesharing the DSA and the DSC.

The microprogram in the DSC is a reentrant program with four incarnations and four sets of registers, one for each drive maintaining control of the whole channel except the registers belonging to the other three coroutines, until one of the waitingpoints is reached.

When a coroutine arrives to a waiting point, it executes a "change device"command, which saves the next-micropramaddress indicated in the command, switches over to the registerset of the next coroutine in a permanent "round robin" queue and proceeds in the microprogram address saved for this coroutine.

The microinstruction time is 200 ns except when waiting for an external event such as RC8000 - bustransfer finished or disc command accepted, where the time is prolonged with an integer multiple of 100 nSec.

1.

2. Datapathes

The DSC 801 Controller consists of the datapathes shown in the block diagram (dwg no. P11682).

Data is lead from RC8000 main storage to the 16 byte FIFO buffer via Bus receivers, input registers and the A bus, or from the FIFO buffer via outputregisters and bustransmitters to the mainstorage. This part of the dataflow is controlled by the microprogram, while data between the FIFIO buffer and the DISC Adapter is controlled by the discadapter syncpulses, both during reading and writing. The microprogram controlled part of the FIFO is on the diagrams identified by "access I"- Signals, while the signalnames derived from "access II" all designate adapter control of the FIFO.

The Register store is a 4×32 bytes RAM, where the unitnumber counter (dev (0:1)) is used as an index address (32 bytes per unit). This store is used by microprogram for storing core addresses, bytecounts channel-program-counter, -commands and -parameters, and statusinformation.

3.

3. Control pathes

The DSC 801 is controlled by a microprogram, which in turn is controlled by a microprogram controller, shown in the blockdiagram dwg. no. R 11966.

The microprogramstore is a 512 words by 52 bits table entered by a microprogramaddress, latched in a m.p. addressregister. This register may be considered as the machinestateregister.

The output of the microprogramstore controles the machine : 7 output bits define seven of the next state (m.p. address), and 11 bits are used to condition the last two m.p. address bits.

Two outputs define which internal or external event should activate the next systemclockpulse. The systemclockpulses define the moments of stateshifts.

The remaining 32 output lines control the dataregisters, datapathes and the ALU.

A special controle 1mc "change device" hands the control over to another microprocess, that is the same microprogram run with another set of variables and perhaps in another phase. As function of a command on this 1mc, the controller saves the current next microprogramaddress, switches to the variables of the next process, fetches the saved m.p. address for this process and continues in this address.



DATAPATHES IN DSC 801

F 11682



MICRO PROGRAM CONTROLE

D5C 801

770422 PKA 770422 A0B



]]5C 801

R 11890



R 11888

TRG COMMAND - HANDSHAKING TIMING DIRGRAM



*: If next datatransfer is urgent, a new busreq is set before the bus is release: but datatransfer is not started before so commanded by microprogram

DSC 801

BUS TRANSFER TIMING DIAGRAM

R 11 887





0 05	20 20	53	52 1	52 53	53 52 51 1 0	53 53 53 53 53 53 53 53 53 53 53 53 53 5	53 52 52 53 50 54 54 54 50 54 54 50 55 54 50 55 55 55 55 55 55 55 55 55 55 55 55
+5TART BUS	CTOPTONS	STARTBUS	STARTBUS TRVE	STARTBUS TAVE 7 SYNACK	STRKTBUS TRVE 7 SYNACK 5YNACK ^ URGENT	STRATBUS TRUE + SYNACK SYNACK + URGENT SYNACK + TURGENT	STRRTBUS TRVE 1 SYNACK ~ URGENT SYNACK ~ TURGENT 5 TAATBUS
50			, S	5 5	5 5 3	5 5 3 3	5 5 5 5 5 5
S(1) + SET BUSREQUEST		\$(0) = XFERENABLE (* ENABLE SET MASTER)	N N	N N	n n n	N N N	

R 11889

.

RETURN LETTER

Title: DSC 801 Technical Description RCSL No.: 30-M78

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

0

-,

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name:	Title:	
Company:		
Address:		
		Date:

.

Thank you

42-i 1288

Fold here

Do not tear - Fold here and staple

Affix postage here



Information Department Lautrupbjerg 1 DK-2750 Ballerup Denmark