
RCSL No: 30-M 81

Edition: april 1977

Author: Peter Koch Andersson

Title:

D S C 801

MICROPROGRAM

Keywords:

(24 printed pages)

Abstract:

**Copyright © 1983, A/S Regnecentralen af 1979
RC Computer A/S**

Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

CONTENTS

PAGE

1.	MICROPROGRAM DESCRIPTION	1
	1.1 General	1
2.	SEQUENCING	2
3.	MICROPROGRAM BLOCK DIAGRAM	3
4.	MICROPROGRAM FLOWDIAGRAM	5

Drawings

Microprogram	RESET, INTERRUPT, START, POWERCHECK	9
-	FETCH, BRANCH	10
-	POSITION	11
-	CHECK AM, READ/WRITE	12
-	WRITE AM, MOVE AM	13
-	CONTROLE, STOP, INIT, WAIT	14
-	STATUSBIT - COLLECTION	15
-	MOVE ECC, DIAGNOSTIC	16
-	ERROREXITS, SEND INTERRUPT	17
	REGISTERALLOCATION	18
	CONDITIONS	19



1. MICROPROGRAM DESCRIPTION.

1.

1.1 General .

1.1

The advantages gained by microprogramming the central logic instead of using the conventional hardwired 'random logic' are:

- 1: The possibility of compressing complex functions into a relatively delimited space, making the device rather intelligent. And
- 2: Dividing the problem of functional proof into two partial proofs:
 - a: that the rather simple hardware executes the specified microcommands properly and
 - b: that the microprogram is correct.

It often happens that these partial proofs are easier carried out than the total.

The microprogram in the DSC 801 is implemented as a horizontal (non encoded) microprogram, that is each outputline or group of output lines control their specific function in the controller.

This approach requires a rather broad micro instruction word (52 bits) but creates the possibility of

- 1: a high clock frequency and
- 2: performing more functions in parallel.

One of the characteristics of the DSC 801 microprogram concept is the control of the microprogram itself. Each micro instruction contains a next microprogram address specifier, i.e. subsequent instructions may be arranged in an arbitrary way in the microprogram store, no explicit jump- or branch-instructions are required. A similar micro instruction sequencing may be studied in the RC4000 CPU.

2. SEQUENCING.

The microprogram store is 512 words by 52 bits wide, hence 9 bits are required for addressing one word. These 9 bits are stored in the microprogram address register connected to the address lines of the store. The contents of the register is derived from the microprogram itself. The 7 most significant bits are specified directly in the instruction word, whereas the two least significant bits reflect specific states in the controller selected by two three bit fields in the instruction. Even these two address bits may be specified directly in the instruction by selecting one or two of the corresponding address outputs.

The deterministic address outputs are named NEXT MP ADDR (0:8) and the conditional branch selector lines: COND SEL 0 (0:2) and COND SEL 1 (0:2). A third condition selector is supplied, specially used for branching on errors. The effect of a selected 'true' on this selector is to force a one into each of the two least significant address bits regardless of the values else specified for these. These selector controles are named ERROR CONDSEL (0:2).

A table over the various branch conditions is supplied in Dwg. No. R21058.


3. MICROPROGRAM BLOCK DIAGRAM.

3.

In the block diagram a survey is given over the major functions and control flows in the microprogram.

The notation used is a selfexplaining mixture of graphic flow-diagram and ALGOL.

Each functional block has references to the pages in the microprogram flowdiagram where the program code is found.



Approved by Dwg. No. _____
 Replaces Dwg. No. _____
 Design Check _____
 Dwg. C. _____
 Drawn by 770531 AOB
 770428 PKA
 Designed by 770428 PKA
 GNECENTRALEN
 A/S
 Unit D5C 801
 Dwg. No. R 11966


MICROPROGRAM
BLOCK DIAGRAM

4. MICROPROGRAM FLOWDIAGRAM.


4.

The flowdiagram is a complete and exact description of the DSC 801 microprogram, and it is usefull for errortracing during running and trouble shooting, as well as it gives an understanding of the DSC 801 functional structure.


Labels and Connectors:




Off page connector indicating a jump to program (NAME) found on page Y



On page connector indicating a jump to word xxx found on same page.




On page connector indicating entry from words zzz or yyy on the same page. Equivalent to the symbol



Statements :

Programword :



xxx : Is the octal address of the program word

Function : Is one or more assignments :

dest.A, dest.B : = AC op Source;

or an addressing :


AC op Source;

used for tests resulting in a conditional branch


Do : Is a number of controles active during the instruction time.

WY : Y indicates a wait condition which must be satisfied before the instruction can be completed. If no wait condition is indicated, the instruction is completed in 200 nSec.

Branches :



This is a full fork. Y has one of the values 0 or 4, and next instruction is found in address: $xxy+2 + xxy+2 \times conda + condb$, where conda and condb are the values of the selected conditions.




This is a partial (two) forks. The value of the condition directs the program flow towards right or left. Generally a true condition opens the branch on which it is written.

In full forks where the selected conditions are mutual exclusive the impossible branch is omitted (The corresponding program word is normally used elsewhere in the program).

A fork may be expanded with an errorcondition. If the errorcondition is true, the branch pointing at the highest next address is selected disregarded the value of other branch selectors.


76/207 PWR 76/207 ROB

0.1.2.2 RESET




D5C 801
R 11684

MICROPROGRAM
RESET, INTERRUPT, START, POWER.CHECK



Fetch ch prog. start address
Interpreting deliver status

761207 PWR 761207 ROB




DSC 801
R11687

MICROPROGRAM
CHECK AM, READ/WRITE

761207 PMA 76207 ROB


D5C 801
R11688



MICROPROGRAM
WRITE RM, MOVE RM

761207 PHA 761207 AOB


SEEK:



D5C 801
R44689

MICROPROGRAM
CONTROLE, STOP, INIT, WAIT

761207 PHA 761207 ROB




D5C 801
R14690

MICROPROGRAM
STATUSBIT - COLLECTION


761207 PMA 761207 AOB

D5C 801
R 11691



MICROPROGRAM
MOVE ECC, DIAGNOSTIC

761207 PNA 761207 ROB




D5C 801
R11692

MICROPROGRAM
ERROR EXITS, SEND INTERRUPT

761207 PNR 761207 R03

RCM174 RCM170	0	2	4	6	10	12	14	16
0	0 00000000	BIT1 64 01000000	BIT2 32 00100000	BIT3 16 00010000	BIT4 8 00001000	BIT5 4 00000100	BIT6 2 00000010	BIT7 1 00000001
1	3 00000011	5 00000101	6 00000110	7 00000111	12 00001100	-2 11111110	15 00001111	-8 11111000
2	19 00010011	UNITSEL 00010011	22 00010110	11 00010111	28 00011100	13 00011101	14 00011110	
3	121 01111001	249 11111001	58 00111010	186 10111010			BIT0 10000000	-1 11111111
4	RM0 CYL HIGH	RM1 CYL LOW	RM2 HEAD	RM3 SECTOR	RM4 SOFT0	RM5 SOFT1	RM6 CYL HIGH/NEXT	RM7 CYL LOW/NEXT
5	RM8 HEAD NEXT	RM9 SECTOR NEXT	RM10 SOFT 0 NEXT	RM11 SOFT 1 NEXT	INST1	INST2	N0	N1
6	C0	C1	C2	C05	C15	C25	N2	N3
7	STATUS 0	STATUS 1	STATUS 2	IC0	IC1	IC2	5C	MASK, DECR, 595E



WRITE
STORE
+10

D5C 801
R14693

REGISTER ALLOCATION

COND 0 SEL =	MA (7) :=
0	1
1	7 DPRINT (7 ON SECTOR)
2	7 NACK
3	ZERO
4	7 SUM 0
5	7 SUM 2
6	7 SUM 4
7	7 SUM 6
8	0

COND 1 SEL =	MA (8) :=
0	1
1	7 BUFFER HALF
2	7 START
3	7 CARRYOUT DELAYED
4	7 SUM 1
5	7 SUM 3
6	7 SUM 5
7	7 SUM 7
8	0

ERR. COND SEL =	IF ERROR THEN MA(7,8):=(1,1) ERROR =
0	FALSE
1	BUSCHECK
2	PARITY ERROR
3	DISCCHECK
4	PINT
5	HANDSHAKE
6	
7	

CPSEL	CLOCKCONDITION =
0	TRUE
1	BUSREADY
2	BUFFERACCESS
3	DISCREADY

761207 PKA · 761207 ROB

DSC 801

R 21058

CONDITIONS



RETURN LETTER

Title: DSC 801
MICROPROGRAM

RCSL No.: 30 M 81

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____


Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

**Affix
postage
here**

 **REGNECENTRALEN**
af 1979
Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark