
RCSL No: 44-RT2067

Edition: June 1983

Author: Peter Koch Andersson

Title:

CRT505/507 - CRT controller
Technical Manual

Keywords:

CRT505, CRT507

Abstract:

This manual contains relevant technical information on
CRT505 and CRT507.

(76 printed pages)

Copyright © 1983, A/S Regnecentralen af 1979
RC Computer A/S

Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

<u>TABLE OF CONTENTS</u>	<u>PAGE</u>
1. DESCRIPTION	1
1.1 Refresh Memory	1
1.2 Character Font	2
1.3 Video Generation	2
1.4 DMA	3
2. BLOCK DIAGRAM	5
3. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION	7
4. ATTRIBUTE ROM's	40
5. CHARACTER ROM	43
6. ASSEMBLY DRAWING	52
7. PLUGS	53

FOREWORD

First edition RCSL No 44-RT2041.

Second edition RCSL No 44-RT2067.

The first edition did only cover the CRT505, whereas the second edition has been extended to cover the CRT507 as well.

1. DESCRIPTION

1.

CRT505/507 is the interface between MIC50x and the CRT monitor.

The two units, CRT505 and CRT507, are functional identical and therefore completely interchangeable.

The CRT507 is a later version of the CRT505, and the only difference between the units is, that a number of pull up/down resistors has been added on the CRT507 in order to ease automatic testing in the production.

Throughout the manual, the two units are described as one. Except for some logic diagrams, which is specific for one of the two, no distinction is made between them.

CRT505/507 displays continuously the contents of a 2 k x 16 bit refresh memory, which is maintained as a copy of the highest 4 k bytes of main memory (i.e. addresses F000 to FFFF): Every time a byte is written in this area, it is written into the corresponding address of the refresh memory as well. Each pair of addresses in the refresh memory corresponds to a position on the screen.

The first byte plus one bit of the second selects a character in the character font to be displayed. Two bits in the second select a shadow character to be superponed the first. The remaining bits (the attribute selectors) select one out of 32 programdefined combinations of the 8 attributes, which control the display of the character.

1.1 Refresh Memory

1.1

As the character frequency to the 60 Hz screen is too high for the MC6845 chip (3 MHz), this is run at half the character frequency, and two characters (32 bit) are read out of the refresh memory for each read operation.

The address multiplexer U31, U32, U11 (p13) to the refresh memory is controlled by CCLK. CCLK is low during the last character period, letting the CRT controller read the character for display. During the first CCLK phase however, the refresh memory is addressed with the MIC address lines, making write access possible.

The leading edge of a write to the refresh area is caught in the F.F. U6 (p13), generating a write request, which is synchronized to CCLK in the F.F. U8 (p1) which makes U27 (p1) generate a writepulse beginning after CCLK goes high and ending before CCLK goes low.

During the refresh phase, the refresh memory is addressed by the CRT controller MC6845 and the read data is locked into the buffer register on the rising edge of CCLK.

1.2 Character Font

1.2

The character font consists of three memories: a ROM (U65 and U55 p5), containing predefined dot patterns for 128 or 256 characters, a RAM (M9-16 p6), with space for programming of 256 character patterns and a RAM (U 67, 68, 69) with space for the programming of 4 dot patterns, one of which is always superponed the character pattern displayed.

The character font contains 9 x 16 bits for each character pattern or shadow pattern and they are read with 18 bits in parallel (DOT 0-8 and SDOT0-8). The SDOT's and DOT's are "ored" together giving 9 compound dots being parallel loaded into the shifter and the shifted out one by one at a frequency of 27 MHz.

1.3 Video Generation

1.3

The output of the dot shifter is used to select the display of foreground or background. Foreground and background are defined for each character position in the refresh memory by 5 bits. The 5 bits are used to select one out of 32 combinations of 8 attributes stored in the attribute RAM (U34 p3).

Six of the attributes are converted into a back- and foreground colour or grey scale value, in the attribute ROM ROB234, U35 p3. Three bits out of the attribute control ROM ROB235, select display mode, Normal, end display, cursor, Blank and blink states.

The control ROM is addressed with cursor position information, blink information, display disable and two attribute bits.

The three colour signals from the dot selector go to J4 for a colour monitor or to the D/A converter on p1 generating a grey scale video signal for a BW monitor.

The grey scale video is chopped with the 27 MHz to create an impression of dots in horizontal direction.

1.4 DMA


1.4

The character fonts and the attribute RAM are accessed from the MIC board via DMA, controlled by the DMA controller on the MIC board.

The memory to be accessed is selected with an I/O write command to port 20 Hex. This write command clears the load address counter and sets the DMA RUN flipflop U5a p12, which then lets the DRQ EN flip-flop U56 p12 generate a DMA REQ next time DISP EN goes low (during horizontal retrace). The DMA REQ (REQ 0) makes the DMA controller perform two DMA cycles: DRQ EN is reset only after the LA counter (bit 0) is counted up on the trailing edge of DMA ACK, this causes the DMA controller to generate the second DMA cycle. So DMA transfers take place with two bytes every 64 microsecond, always starting with the even byte.

2. BLOCK DIAGRAM

2.



3. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION

3.


The following pages contain logic diagrams for CRT505/507. A functional description is given on the left hand page to the corresponding diagram sheet.

The functional description consists of a schematic listing of all signals generated on the page. A short description and a listing of the diagrams to which the signal is transferred is given for each signal.

Most diagram sheets and corresponding description are valid for both CRT505 and CRT507. Some pages, however, are specific for one of the two. The identification of the diagrams are found in the lower left corner.


Note: All references between individual diagram sheets make use of diagram numbers (lower right corner) and not page numbers.

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,DOT CLK	2	26.4 MHz master clock
DOTCLK	1, 4	
CLK A	1	High during last and first dot
CLK B	4	High during two first dots
-,CLK B	1	
LOAD	4	Loads dotshifter after test dot
-,REF WRITE STB	1, 13	Indicates write time in Refresh memory and clears write request fifo
-,RAM CS	9, 10	Disable Refresh memory after each read, to let the outputs reach high impedance state before write. During write, -,RAM CS is the write strobe controlled by -,REF WRITE STB
REF WRITE	1	Is the synchronized value of REF WRITE REQ
-,REF WRITE	13	
CCLK -,CCLK		CCLK is the half character frequency. The low to high transition defines the time to read a new character pair into the refresh memory. The state indicates which of the two characters is to be displayed.



DOTCLK ↑

a
b
c



CLKA
CLKB
LOAD
CCLK
REF WRITE REQ
REF WRITE
REF WRITE STB
RAM CS

↑
ADDRESS-CURSOR
OUT OF
6845


↑
CH PAIR
into MB

↑
First
CHAR into
SHIFTER

↑
SECOND
CHAR into
SHIFTER

5056
02/23/88

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,DOT CLK	2	26.4 MHz master clock
DOTCLK	1, 4	
CLK A	1	High during last and first dot
CLK B	4	High during two first dots
-,CLK B	1	
LOAD	4	Loads dotshifter after test dot
-,REF WRITE STB	1, 13	Indicates write time in Refresh memory and clears write request fifo
-,RAM CS	9, 10	Disable Refresh memory after each read, to let the outputs reach high impedance state before write. During write, -,RAM CS is the write strobe controlled by -,REF WRITE STB
REF WRITE	1	Is the synchronized value of REF WRITE REQ
-,REF WRITE	13	
CCLK -,CCLK		CCLK is the half character frequency. The low to high transition defines the time to read a new character pair into the refresh memory. The state indicates which of the two characters is to be displayed.



DOTCLK↑

a
b
c



CLKA
CLKB
LOAD
CCLK
REF WRITE REQ
REF WRITE
REF WRITE STB
RAM CS

ADDRESS-CURSOR
out of
6845


CH PAIR
into MB

First
CHAR into
SHIFTER


SECOND
CHAR into
SHIFTER

004080
004080
004080

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
- ,Horizontal sync	J4-7	Line pulse to colour display sync
Horizontal sync	J3-6	Line sync pulse to B&W display
J2-4	J3-2	Intensity control for the B&W display
J2-5	J3-4	
J2-6	J3-3	
Video	J3-8	Video signal for B&W display
chain	J1-A14 J1-C14	
Vertical sync	J3-9	Frame syncpulse to the B&W display
- ,Vertical sync	J4-8	Frame syncpulse to the Colour display




CP 9/5
032408



VIDEO CONVERTER



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
- ,ATR0-2	3	Attribute memory output Define normally background colour (except in compatibility mode)
- ,ATR3	3	Enables blink
- ,ATR4-6	3	Define normally foreground (DOT) colour. If - ,ATR4-6 = (1,1,1), compatibility mode is selected
- ,ATR7	3	Selects nondisplay (foreground := background)
ASEL0-2	3	Select attribute conversion as shown in the table on the diagram
CURSOR POS	3	Is the least significant bit of the cursor position (the rest of the cursor position designator is loaded into the MC6845)



16 28-8 - ATTRIBUT-WRITE

34-24 ATR 0
34-23 ATR 1
34-22 ATR 2
34-20 ATR 4
34-19 ATR 5
34-18 ATR 6

1 8-5 CCLK
36-11 CURSOR POS
15 12-10 CURSOR
15 16-5 7Hz
15 16-6 4Hz
8 75-12 CG 15
34-21 ATR 3 BLINK
34-17 ATR 7 NONDISPLAY
15 13-34 L4
15 12-7 DISPEN




Function:
0 Normal
1 Blinkstate 0
2 Cursor
3 Nondisplay
4 Blank
5 Blinkstate 1
6 Nondisplay + Cursor
7 Blink state 1 + Cursor

MM 6353
R03305

J1-A11 BUS7

CURSOR POS




16 3-8 10WR22


PKA
82/026
82/023
82/0723

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
- ,ATR0-2	3	Attribute memory output Define normally background colour (except in compatibility mode)
- ,ATR3	3	Enables blink
- ,ATR4-6	3	Define normally foreground (DOT) colour. If - ,ATR4-6 = (1,1,1), compatibility mode is selected
- ,ATR7	3	Selects nondisplay (foreground := background)
ASEL0-2	3	Select attribute conversion as shown in the table on the diagram
CURSOR POS	3	Is the least significant bit of the cursor position (the rest of the cursor position designator is loaded into the MC6845)


8	76-12	CG 11
8	75-4	CG 12
8	75-7	CG 13
8	75-9	CG 14
8	75-12	CG 15




16 28-8 ATTRIBUT-WRITE



34-24	ATTR 0
34-23	ATTR 1
34-22	ATTR 2
34-20	ATTR 4
34-19	ATTR 5
34-18	ATTR 6




1	8-5	ECLK
1	96-11	CURSOR POS
15	12-10	CURSOR
15	16-5	7Hz
15	16-6	4Hz
8	75-12	CG 15
	94-21	ATTR 3 BLINK
	94-17	ATTR 7 NONDISPLAY
15	13-34	L4
15	12-7	DISPEN



function:
 Normal
 Blinkstate 0
 Cursor
 Nondisplay
 Blank
 Blink state 1
 Nondisplay + Cursor
 Blink state 1 + Cursor

11-A11 BUST



16 3-8 10WR22



CURSOR POS


20400000
50400000

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,DOT	4	Selects foreground, if low, to be displayed in the actual pixel
G	2, J4-3	Green
R	2, J4-2	Red
B	2, J4-4	Blue
		Colour signals to the colour monitor or to the D/A con- verter on diagram 2.



220120 221028 221029 221030

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,DOT	4	Selects foreground, if low, to be displayed in the actual pixel
G	2, J4-3	Green
R	2, J4-2	Red
B	2, J4-4	Blue
		Colour signals to the colour monitor or to the D/A con- verter on diagram 2.



CP 0409
830405

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT0-8	4	Tristate bus containing input to DOT shifter
		The other sources to the Tristate bus are found on diagram 6
		The PROM in position 55 is normally not mounted.
		A diode between pin 20 and pin 17 is inserted instead

8 87-4	LO*
8 87-7	L1*
8 87-9	L2*
8 87-12	L3*
8 85-4	CG0
8 85-7	CG1
8 85-9	CG2
8 85-12	CG3
8 86-4	CG4
8 86-7	CG5
8 86-9	CG6
8 86-12	CG7

8 A0	17
7 A1	08
6 A2	07
5 A3	06
4 A4	14
3 A5	04
2 A6	03
1 A7	02
23 A8	01
22 A9	9
19 A10	
21 A11/VPP	

DOT 0
DOT 1
DOT 2
DOT 3
DOT 4
DOT 5
DOT 6
DOT 7

PROM: INTEL 2732A

16 56-5 ROMEN

20 E
18 PE

PROM

55

LO	8 A0
11	7 A1
L2	6 A2
L3	5 A3
CG0	4 A4
CG1	3 A5
CG2	2 A6
CG3	1 A7
CG4	23 A8
CG5	22 A9
CG6	19 A10
CG7	21 A11/VPP

DOT 8

16 56-5 ROMEN

20 E
18 PE

PROM

R23 100
OV

J1-C8	BUS0
J1-A8	BUS1
J1-C9	BUS2
J1-B9	BUS3
J1-C10	BUS4
J1-A10	BUS5
J1-C11	BUS6
J1-A11	BUS7

74LS245

64


9	11	DOT 0
8	12	DOT 1
7	13	DOT 2
6	14	DOT 3
5	15	DOT 4
4	16	DOT 5
3	17	DOT 6
2	18	DOT 7

D/R

E

1 19

* normally not mounted
but replaced with a
diode between pin 20
and pin 17



J1-A4 TORD

16 56-10 CHAREN0

74LS245

54

BUS0 9	11	DOT 8
BUS1 8	12	ROM 9
BUS2 7	13	ROM 10
BUS3 6	14	ROM 11
BUS4 5	15	ROM 12
BUS5 4	16	ROM 13
BUS6 3	17	ROM 14
BUS7 2	18	ROM 15

D/R

E

1 19

16 56-9 CHAREN1

507a
CRT 505
R13562

RESIDENT CHARACTER FONT &
GATES FOR CPU ACCESS TO CHARACTERFONTS

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT0-8	4	Tristate bus containing input to DOT shifter
		The other sources to the Tristate bus are found on diagram 5
		The character font RAM's are normally not mounted

8 85-4 CG0

8 85-7 CG1

8 85-9 CG2

8 85-12 CG3

8 86-4 CG4

8 86-7 CG5

8 86-9 CG6

8 86-12 CG7

8 87-4 L0*

8 87-7 L1*

16 66-13 -CHARWRITED

2114L-2 3114L-2 2114L-2 2114L-2 M13, M14, M15, M16

5 A0

6 A1

7 A2

4 A3

3 A4

2 A5

1 A6

17 A7

16 A8

15 A9

10 WE

Q0 14 DOT0

Q1 13 DOT1

Q2 12 DOT2

Q3 11 DOT3

M9, M10, M11 M12

CG0 5 A0

CG1 6 A1

CG2 7 A2

CG3 4 A3

CG4 3 A4

CG5 2 A5

CG6 1 A6

CG7 17 A7

L0* 16 A8

L1* 15 A9

10 WE

Q0 14 DOT4

Q1 13 DOT5

Q2 12 DOT6

Q3 11 DOT7

8 87-9 L2*

8 87-12 L3*

16 28-11 -RAMEN

2 A 0 4

3 B 1 5

1 F 2 6

74LS139 3 7

2141-5

5 A0

6 A1

12 A2

4 A3

9 A4

2 A5

1 A6

17 A7

16 A8

15 A9

14 A10

13 A11

11 D1

8 C WE

CS

position M9 to M16
and 88
are normally not
mounted

8 87-9 L2*

8 87-12 L3*

21-C8 BUSO

16 66-12 -CHARWRITED

16 28-11 -RAMEN

5 65-17 DOT0

5 65-16 DOT1

5 65-15 DOT2

5 65-14 DOT3

5 65-13 DOT4

5 65-11 DOT5

5 65-10 DOT6

5 65-9 DOT7


NOT8

02/07/2004 02/07/2004
02/07/2004 02/07/2004507^a
CRT 505


R13490

LOADABLE CHARACTER FONT

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
SDOT0-8	4	Shadow character dots input to the DOT shifter




16 66-9 → SHADOW WRITE 0




16 66-9 → SHADOW WRITE 0

J1-C8 BUS 0

16 66-7 → SHADOW WRITE 1



SDOT 4
SDOT 5
SDOT 6
SDOT 7




SDOT 8

R20 180
OV


PHOTO 32/10/26
820723

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
SDOT0-8	4	Shadow character dots input to the DOT shifter



030405 CP A12
030405

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
L0-4*	p5, p6, p7	Used to address the video line number of the character generators
CG0-7	p5, p6	Addresses a character in the character font
CG 8	p16	Selects character ROM or RAM
CG 9-10	p7	Selects shadow character
CG 11-15	p3	Select attributes; CG15 also selects blink frequency



5070
CRT 505
R13492

ADDRESS SWITCH FOR
CHARACTER FONTS

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MB 0-15A	12	Left side of the 32 bit wide refresh memory databus

13	31-4	- MA0*	5	90
13	31-7	- MA1*	6	A1
13	31-9	- MA2*	7	A2
13	31-12	- MA3*	4	A3
13	32-4	- MA4*	3	A4
13	32-7	- MA5*	2	A5
13	32-9	- MA6*	1	A6
13	32-12	- MA7*	17	A7
13	31-4	- MA8*	16	A8
13	31-7	- MA9*	15	A9
13	33-12	- REFWRITE1	10	WE

2114L-2

14	MB0A
13	MB1A
12	MB2A
11	MB3A

M1

- MA0*	5	90
- MA1*	6	A1
- MA2*	7	A2
- MA3*	4	A3
- MA4*	3	A4
- MA5*	2	A5
- MA6*	1	A6
- MA7*	17	A7
- MA8*	16	A8
- MA9*	15	A9
	10	WE

2114L-2

14	MB4A
13	MB5A
12	MB6A
11	MB7A

M5

- MA0*	5	90
- MA1*	6	A1
- MA2*	7	A2
- MA3*	4	A3
- MA4*	3	A4
- MA5*	2	A5
- MA6*	1	A6
- MA7*	17	A7
- MA8*	16	A8
- MA9*	15	A9
	10	WE

2114L-2

14	MB8A
13	MB9A
12	MB10A
11	MB11A

M2

- MA0*	5	90
- MA1*	6	A1
- MA2*	7	A2
- MA3*	4	A3
- MA4*	3	A4
- MA5*	2	A5
- MA6*	1	A6
- MA7*	17	A7
- MA8*	16	A8
- MA9*	15	A9
	10	WE

2114L-2

14	MB12A
13	MB13A
12	MB14A
11	MB15A

M6

13 33-11 - REFWRITE1

1 28-6 - RAMCS

8

CS

12	71-18	MB0A
12	71-16	MB1A
12	71-14	MB2A
12	71-12	MB3A
12	71-3	MB4A
12	71-5	MB5A
12	71-7	MB6A
12	71-9	MB7A
12	72-18	MB8A
12	72-16	MB9A
12	72-14	MB10A
12	72-12	MB11A
12	72-3	MB12A
12	72-5	MB13A
12	72-7	MB14A
12	72-9	MB15A

507
CRT 505
R13493

REFRESH MEMORY

PHOTO
820723 021026

9

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MB 0-15B	11	Right side of the 32 bit wide refresh memory databus

M3

13	31-4	7 MA0*	5	2114L-2
13	31-7	7 MA1*	6	A0
13	31-9	7 MA2*	7	A1
13	31-12	7 MA3*	4	A2
13	32-4	7 MA4*	3	Q0
13	32-7	7 MA5*	2	A3
13	32-9	7 MA6*	1	Q1
13	32-12	7 MA7*	17	A4
13	31-4	7 MA8*	16	A7
13	31-7	7 MA9*	15	A8
13	33-10	7 REF WRITE 2	10	A9

14	MB0B
13	MB1B
12	MB2B
11	MB3B

M7

7 MA0*	5	A0	2114L-2
7 MA1*	6	A1	
7 MA2*	7	A2	Q0
7 MA3*	4	A3	Q1
7 MA4*	3	A4	Q2
7 MA5*	2	A5	Q3
7 MA6*	1	A6	
7 MA7*	17	A7	
7 MA8*	16	A8	
7 MA9*	15	A9	
	10	WE	

14	MB4B
13	MB5B
12	MB6B
11	MB7B

M4

7 MA0*	5	A0	2114L-2
7 MA1*	6	A1	
7 MA2*	7	A2	Q0
7 MA3*	4	A3	Q1
7 MA4*	3	A4	Q2
7 MA5*	2	A5	Q3
7 MA6*	1	A6	
7 MA7*	17	A7	
7 MA8*	16	A8	
7 MA9*	15	A9	
	10	WE	

14	MB8B
13	MB9B
12	MB10B
11	MB11B

13 33-9 7 REF WRITE 3

7 MA0*	5	A0	2114L-2
7 MA1*	6	A1	
7 MA2*	7	A2	Q0
7 MA3*	4	A3	Q1
7 MA4*	3	A4	Q2
7 MA5*	2	A5	Q3
7 MA6*	1	A6	
7 MA7*	17	A7	
7 MA8*	16	A8	
7 MA9*	15	A9	
	10	WE	

14	MB12B
13	MB13B
12	MB14B
11	MB15B

1 38-6 7 RAMCS

CS

80

11	73-18	MB0B
11	73-16	MB1B
11	73-14	MB2B
11	73-12	MB3B
11	73-3	MB4B
11	73-5	MB5B
11	73-7	MB6B
11	73-9	MB7B
11	74-18	MB8B
11	74-16	MB9B
11	74-14	MB10B
11	74-12	MB11B
11	74-3	MB12B
11	74-5	MB13B
11	74-7	MB14B
11	74-9	MB15B

5076
CRT 505
P13494


REFRESH MEMORY

10

PDP
02/02/26
02/07/23


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MBO-15B	10	Right side of the refresh memory databus
MBO'-15'	12, 8	Tristate bus containing character + attributes to be displayed

J1-C8	BUS 0
J1-A8	BUS 1
J1-C9	BUS 2
J1-A9	BUS 3
13 33-10	- REF WRITE 2




73	10	MB 0 B
	16	MB 1 B
	14	MB 2 B
	12	MB 3 B

J1-C10	BUS 4
J1-A10	BUS 5
J1-C11	BUS 6
J1-A11	BUS 7
13 33-10	- REF WRITE 2




73	9	MB 4 B
	5	MB 5 B
	7	MB 6 B
	9	MB 7 B

13 33-9	- REF WRITE 3
---------	---------------




74	18	MB 8 B
	16	MB 9 B
	14	MB 10 B
	12	MB 11 B

13 33-9	- REF WRITE 9
---------	---------------




74	9	MB 12 B
	5	MB 13 B
	7	MB 14 B
	9	MB 15 B

1 8-5	CCLK
-------	------



83	2	MB 0'
	5	MB 1'
	6	MB 2'
	9	MB 3'
	12	MB 4'
	15	MB 5'
	16	MB 6'
	19	MB 7'

1 8-5	CCLK
-------	------



84	2	MB 8'
	5	MB 9'
	6	MB 10'
	9	MB 11'
	12	MB 12'
	15	MB 13'
	16	MB 14'
	19	MB 15'

12 81-2	MB 0"
---------	-------

12 81-5	MB 1"
---------	-------

12 81-6	MB 2"
---------	-------

12 81-9	MB 3"
---------	-------

12 81-12	MB 4"
----------	-------

12 81-15	MB 5"
----------	-------

12 81-16	MB 6"
----------	-------


12 81-19	MB 7"
----------	-------

507
CRT 505

REFRESH MEMORY WRITE GATE &
READ BUFFER

R13495

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MBO-15A	9	Left side of the refresh memory databus
MBO-15"	11, 8	Tristate bus containing character + attributes to be displayed




R 13406



CRTC 220/220 220/220

1 8-5 CCLK1 8-6 -CCLK1 8-5 CCLK1 8-6 -CCLK

11 84-2	MB 8'
11 84-5	MB 9'
11 84-6	MB 10'
11 84-9	MB 11'
11 84-12	MB 12'
11 84-15	MB 13'
11 84-16	MB 14'
11 84-19	MB 15'

5072
CRT 505
R 13563REFRESH MEMORY WRITE GATE &
READ BUFFER


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,MA0-9*	9, 10	Addressing of Refresh memory
-,REF WRITE 0, 1	9	Write enable signals to the
-,REF WRITE 2, 3		Refresh memory
-,REF WRITE REQ		
REF WRITE REQ		





507
CRT 505
R13497

ADDRESS SWITCH FOR
REFRESH MEMORY





<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,DISP INTR	J1-A3	Terminal count interrupt after CRT-DMA transfer
DRQ 0	J1-A23	DMA Request signal
LA 0	16	Load address bits for control
LA 1-12	8	of DMA transfers




<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MA 0-9	13	Read address for refresh memory
L0-3 L4	8 3	Line address to character font
-,SYNC RESET	15	Low after power reset until leading edge of IOWR20
-,VS	2, J1-C4	Vertical sync
30 Hz	J1-C5	Timer signal to CPU
7 Hz, 4 Hz	3	Blink frequencies
-,WAIT	J1-A17	Wait state generator for CPU access to MC6845
HS	2	Horizontal sync
VS	2	Vertical sync
DISP EN	3, 14	True when the e-beam is inside the picture field
CURSOR	3	True when the e-beam is in the cursor position and its neighbour



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MA 0-9	13	Read address for refresh memory
L0-3 L4	8 3	Line address to character font
-,SYNC RESET	15	Low after power reset until leading edge of IOWR20
-,VS	2, J1-C4	Vertical sync
30 Hz	J1-C5	Timer signal to CPU
7 Hz, 4 Hz	3	Blink frequencies
-,WAIT	J1-A17	Wait state generator for CPU access to MC6845
HS	2	Horizontal sync
VS	2	Vertical sync
DISP EN	3, 14	True when the e-beam is inside the picture field
CURSOR	3	True when the e-beam is in the cursor position and its neighbour



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DMA F0-1 -,DMA F1	16 8	Outputs of the DMA Function register
-,ZERO DMAF	14	Low when DMA Function is (0,0)
-,CHAR WRITE 0,1	6	Write enable signals to the Character font
-'ATTRIBUT WRITE	3	Write enable signal to the Attribut store
-,SHADOW WRITE 0,1	7	Write enable signals to the Shadow font
CHAR EN 0,1	5	Bus gate enable signals
-,ROM EN	5	Character font selection
-,RAM EN	6	Signals
-,DMA ACS	14	DMA transfer to CRT active
IORD	15	IO Read operation
-,CRTC COM	15	IO command to MC6845
IOWR20 -,IOWR20	14, 15	IO write to start DMA transfer
IOWR22	3	Write least significant cursor position bit
-,IOWR2C	4	Enable/disable CRT display




<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DMA F0-I -,DMA FI	16 8	Outputs of the DMA Function register
-,ZERO DMAF	14	Low when DMA Function is (0,0)
-,CHAR WRITE 0,1	6	Write enable signals to the Character font
-'ATTRIBUT WRITE	3	Write enable signal to the Attribut store
-,SHADOW WRITE 0,1	7	Write enable signals to the Shadow font
CHAR EN 0,1	5	Bus gate enable signals
-,ROM EN	5	Character font selection
-,RAM EN	6	Signals
-,DMA ACS	14	DMA transfer to CRT active
IORD	15	IO Read operation
-,CRTC COM	15	IO command to MC6845
IOWR20 -,IOWR20	14 14, 15	IO write to start DMA transfer
IOWR22	3	Write least significant cursor position bit
-,IOWR2C	4	Enable/disable CRT display

J1-A8 BUS 1

J1-C8 BUS0

9-6 10WR.80



DMAF1

DMAF1

DMAFO

ZERO DMAF


14 77-3 LAO

36-5 DMAFO

36-9 DMAF1

J1-A5 +10WR

4-12 DACK



+CHAR WRITE 0

+CHAR WRITE 1

+ATTRIBUT WRITE


+SHADOW WRITE 0

+SHADOW WRITE 1

14 77-3 LAO

36-5 DMAFO

15-6 +DMAACS




+CHAR EN 0

+CHAR EN 1

27-8 +DMAWR

8 76-4 CG8

15-6 +DMAACS




+ROMEN

+RAMEN

15 12-7 DISPEN

1 49-6 +CLKB

J1-A5 +10WR



+10RW

+DMAACS

+DMAWR

J1-A21 +DACK0

J1-A4 +10RD


26-8 +10PW

7-11 +1024

1-12 +1020

J1-A5 +10WR

J1-C15 ADD1



+CRTCCOM

+10WR.30


+10WR.22

+10WR.20

+10WR.2C

1-9 J1-A5 +102C

J1-A5 +10WR



+1020

+1024

+102C

J1-C13 ADD2

J1-C17 ADD3


J1-A18 +HOLDACK

J1-A18 ADD5

J1-A16 ADD4

J1-A19 ADD6

J1-A20 ADD7



4. ATTRIBUTE ROM'S

4.

The following two pages contain listings of ROB384 and ROB385 respectively.

The output codes of ROB385 are:

Function

- 0: Normal
- 1: Blink state 0
- 2: Cursor
- 3: Non display
- 4: Blank
- 5: Blink state 1
- 6: Non display + cursor
- 7: Cursor blink state 1

The output codes of ROB384 are grouped in foreground or background, each having one of the values:

Colour	Intensity
8: black	black
9: blue	very low
A: red	low
B: pink	reduced
C: green	normal
D: turquoise	increased
E: yellow	high
F: white	very high

Listing of ROB384.

Addresses and data are hexadecimal.

\$A0000,

8F FE FD FC FB FA F9 F8 EF 8E ED EC EB EA E9 E8
 DF DE 8D DC DB DA D9 D8 CF CE CD 8C CB CA C9 C8
 BF BE BD BC 8B BA B9 B8 AF AE AD AC AB 8A A9 A8
 9F 9E 9D 9C 9B 9A 89 98 EE CC 8E 8C 88 88 F8 C8
 8F FE FD FC FB FA F9 F8 EF 8E ED EC EB EA E9 E8
 DF DE 8D DC DB DA D9 D8 CF CE CD 8C CB CA C9 C8
 BF BE BD BC 8B BA B9 B8 AF AE AD AC AB 8A A9 A8
 9F 9E 9D 9C 9B 9A 89 98 8E 8C 8E 8C F8 C8 F8 C8

\$A0080,

F8 EF DF CF BF AF 9F 8F FE E8 DE CE BE AE 9E 8E
 FD ED D8 CD BD AD 9D 8D FC EC DC C8 BC AC 9C 8C
 FB EB DB CB B8 AB 9B 8B FA EA DA CA BA A8 9A 8A
 F9 E9 D9 C9 B9 A9 98 89 88 88 F8 C8 EE CC 8E 8C
 FF EE DD CC BB AA 99 88 FF EE DD CC BB AA 99 88
 FF EE DD CC BB AA 99 88 FF EE DD CC BB AA 99 88
 FF EE DD CC BB AA 99 88 FF EE DD CC BB AA 99 88
 FF EE DD CC BB AA 99 88 EE CC 8E 8C 88 88 F8 C8

\$A0100,

88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88
 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88
 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88
 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88
 FF EE DD CC BB AA 99 88 FF EE DD CC BB AA 99 88
 FF EE DD CC BB AA 99 88 FF EE DD CC BB AA 99 88
 FF EE DD CC BB AA 99 88 FF EE DD CC BB AA 99 88
 FF EE DD CC BB AA 99 88 88 88 C8 C8 88 88 C8 C8

\$A0180,

FF FF FF FF FF FF FF EE EE EE EE EE EE EE EE
 DD DD DD DD DD DD DD CC CC CC CC CC CC CC CC
 BB BB BB BB BB BB BB AA AA AA AA AA AA AA AA AA
 99 99 99 99 99 99 99 88 88 88 88 88 88 88 88 88
 FF FF FF FF FF FF FF EE EE EE EE EE EE EE EE
 DD DD DD DD DD DD DD CC CC CC CC CC CC CC
 BB BB BB BB BB BB BB AA AA AA AA AA AA AA AA AA
 99 99 99 99 99 99 99 F8 C8 8F 8C 8E 8C 8C 8C

Listing of ROB385.

Addresses and data are hexadecimal

\$A0000,

this pattern is repeated until

\$A0200.

\$A0280 -

1	1	1	1	1	2	2	1	5	5	5	5	5	7	7	5
1	1	1	1	1	2	2	1	5	5	5	5	5	7	7	5
1	1	1	1	1	2	2	1	1	1	1	1	1	2	2	1
5	5	5	5	5	7	7	5	5	5	5	5	5	7	7	5
0	0	0	0	0	2	2	0	0	0	0	0	0	2	2	0
0	0	0	0	0	2	2	0	0	0	0	0	0	2	2	0
0	0	0	0	0	2	2	0	0	0	0	0	0	2	2	0
0	0	0	0	0	2	2	0	0	0	0	0	0	2	2	0

\$A0300

\$A0380

5. CHARACTER ROM

5.

The character ROM used is ROB270 containing 4096 x 8 bit, and is installed in position ?.

The following 8 pages give a listing if ROB270 organized in groups of 16 by 8 words. The address of the first word in a line is indicated in the left margin. The address of the next word on the same line is found by adding 16 to this address etc. Each word is organized with the least significant bit first. Dots are represented with a ! in the ROM.

addr/char

32 33 34 35 36 37 38 39

512	-	-	-	-	-	-	-
513	-	-	-	-	-	-	-
514	-	-	-	-	-	-	-
515	-	-	-	-	-	-	-
516	-	-	-	-	-	-	-
517	-	-	-	-	-	-	-
518	-	-	-	-	-	-	-
519	-	-	-	-	-	-	-
520	-	-	-	-	-	-	-
521	-	-	-	-	-	-	-
522	-	-	-	-	-	-	-
523	-	-	-	-	-	-	-
524	-	-	-	-	-	-	-
525	-	-	-	-	-	-	-
526	-	-	-	-	-	-	-
527	-	-	-	-	-	-	-

40 41 42 43 44 45 46 47

640	-	-	-	-	-	-	-
641	-	-	-	-	-	-	-
642	-	-	-	-	-	-	-
643	-	-	-	-	-	-	-
644	-	-	-	-	-	-	-
645	-	-	-	-	-	-	-
646	-	-	-	-	-	-	-
647	-	-	-	-	-	-	-
648	-	-	-	-	-	-	-
649	-	-	-	-	-	-	-
650	-	-	-	-	-	-	-
651	-	-	-	-	-	-	-
652	-	-	-	-	-	-	-
653	-	-	-	-	-	-	-
654	-	-	-	-	-	-	-
655	-	-	-	-	-	-	-

48 49 50 51 52 53 54 55

768	-	-	-	-	-	-	-
769	-	-	-	-	-	-	-
770	-	-	-	-	-	-	-
771	-	-	-	-	-	-	-
772	-	-	-	-	-	-	-
773	-	-	-	-	-	-	-
774	-	-	-	-	-	-	-
775	-	-	-	-	-	-	-
776	-	-	-	-	-	-	-
777	-	-	-	-	-	-	-
778	-	-	-	-	-	-	-
779	-	-	-	-	-	-	-
780	-	-	-	-	-	-	-
781	-	-	-	-	-	-	-
782	-	-	-	-	-	-	-
783	-	-	-	-	-	-	-

56 57 58 59 60 61 62 63

896	-	-	-	-	-	-	-
897	-	-	-	-	-	-	-
898	-	-	-	-	-	-	-
899	-	-	-	-	-	-	-
900	-	-	-	-	-	-	-
901	-	-	-	-	-	-	-
902	-	-	-	-	-	-	-
903	-	-	-	-	-	-	-
904	-	-	-	-	-	-	-
905	-	-	-	-	-	-	-
906	-	-	-	-	-	-	-
907	-	-	-	-	-	-	-
908	-	-	-	-	-	-	-
909	-	-	-	-	-	-	-
910	-	-	-	-	-	-	-
911	-	-	-	-	-	-	-

Contents of ROB270

page 5 of 8.

Contents of ROB270

page 6 of 8.

Contents of ROB270

Page 7 of 8.

Contents of ROB270


Page 8 of 8.

6. ASSEMBLY DRAWING

6.1 CRT505

6.


6.1



6.2

CRT507

6.2



7. PLUGS

7.

J1.	pin	A	C
	1		
	2		
	3	-,DISP INTR	
	4	-,IORD	GND
	5	-,IOWR	25HZ
	6		
	7	-,MEMWR	-,TC
	8	BUS1	BUS0
	9	BUS3	BUS2
	10	BUS5	BUS4
	11	BUS7	BUS6
	12		
	13	ADD0	ADD2
	14	Chain	Chain
	15		ADD1
	16	ADD4	
	17	-,WAIT	ADD3
	18	ADD5	ADD15
	19	ADD6	ADD14
	20	ADD7	ADD13
	21	-,DACK 0	ADD12
	22		ADD11
	23	DRQ 0	ADD10
	24		ADD9
	25		ADD8
	26		
	27	CLK	-,RESET
	28	-,HOLD ACK	
	29		-,POWER RESET
	30		
	31		
	32	+12V	+12V

J2. pin

1	Contrast pot. max
2	Contrast pot. top
3	Contrast pot. min
4	Intensity pot. max
5	Intensity pot. top
6	Intensity pot. min

J3. BW Monitor connected to CBL

pin

1	GND
2	Intensity max
3	Intensity min
4	Intensity top
5	Not used
6	Horizontal sync
7	Not used
8	Video
9	Vertical sync
10	GND

J4. Colour monitor

pin

1	
2	RED
3	GREEN
4	BLUE
5	GND
6	GND
7	-,Horizontal sync
8	-,Vertical sync

RETURN LETTER

**Title: CRT505/507 - CRT controller
Technical Manual**

RCSL No.: 44-RT2067

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____

Title: _____

Company: _____

Address: _____

Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

Affix
postage
here

REGNECENTRALEN
af 1979

Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark