
RCSL No: 44-RT2032

Edition: October 1982

Author: Peter Koch Andersson

Title:

CRT504 - CRT Controller
Technical Manual

Keywords:

RC850, CRT504, CRT controller.

Abstract:

This manual contains all relevant technical information on
CRT504.

(46 printed pages)

Copyright © 1982, A/S Regnecentralen af 1979
RC Computer A/S
Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

<u>TABLE OF CONTENTS</u>	<u>PAGE</u>
1. DESCRIPTION	1
1.1 Refresh Memory	1
1.2 Character Font	2
1.3 Video Generation	2
1.4 DMA	3
2. TIMING DIAGRAM	4
3. BLOCK DIAGRAM	5
4. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION	7
5. ATTRIBUTE ROM	36
6. CHARACTER ROM's	37
7. ASSEMBLY DRAWING	38
8. PLUGS	39

1. DESCRIPTION

1.

CRT504 is the interface between MIC50x and the CRT monitor.

CRT504 displays continuously the contents of a 2 k x 16 bit refresh memory, which is maintained as a copy of the highest 4 k bytes of main memory (i.e. addresses F000 to FFFF): Every time a byte is written in this area, it is written into the corresponding address of the refresh memory as well. Each pair of addresses in the refresh memory corresponds to a position on the screen.

The first byte plus one bit of the second selects a character in the character font to be displayed. Two bits in the second select a shadow character to be superposed the first. The remaining bits (the attribute selectors) select one out of 32 programdefined combinations of the 8 attributes, which control the display of the character.

1.1 Refresh Memory

1.1

The address multiplexer U12, U11, U1 (p11) to the refresh memory is controlled by CCLK. CCLK is low during the last half of the character period, letting the CRT controller read the character for display. During the first CCLK phase however, the refresh memory is addressed with the MIC address lines, making write access possible.

The leading edge of a write to the refresh area is caught in the F.F. U16 (p11), generating a write request, which is synchronized to CCLK in the F.F. U50 (p11) which makes U40 (p11) generate a writepulse beginning after CCLK goes high and ending before CCLK goes low. U40 is reset by U60-6 giving a low pulse before CCLK falls.

During the refresh phase, the refresh memory is addressed by the CRT controller MC6845 and the read data is locked into the buffer register on the rising edge of CCLK.

1.2 Character Font

1.2

The character font consists of three memories: a ROM (U64 and U84 p5), containing predefined dot patterns for 128 or 256 characters, a RAM (M9-24 p6), with space for programming of 256 character patterns and a RAM (U66, 67, 86, 87) with space for the programming of 4 dot patterns, one of which is always superposed the character pattern displayed.

The character font contains 16 x 16 bits for each character pattern or shadow pattern and they are read with 32 bits in parallel (DOT 0-15 and SDOT0-15). The SDOT's and DOT's are "ored" together giving 16 compound dots being parallel loaded into the shifter and the shifted out one dot at the time at a frequency of 32 MHz.

1.3 Video Generation

1.3

The output of the dot shifter is used to select the display of foreground or background. Foreground and background are defined for each character position in the refresh memory by 5 bits. The 5 bits are used to select one out of 32 combinations of 8 attributes stored in the attribute RAM (U48 and U49 p3).

Seven of the attributes are converted into a back- and foreground colour or grey scale value, in the attribute ROM ROB046, U39 p3.


The last attribute bit is used to hide the character by disabling dots for that character.

The three colour signals from the dot selector go to J4 for a colour monitor or to the D/A converter on p1 generating a grey scale video signal for a BW monitor.


The character fonts and the attribute RAM are accessed from the MIC board via DMA, controlled by the DMA controller on the MIC board.

The memory to be accessed is selected with an I/O write command to port 20 Hex. This write command clears the load address counter and sets the DMA RUN flipflop U5a p12, which then lets the DRQ EN flip-flop U56 p12 generate a DMA REQ next time DISP EN goes low (during horizontal retrace). The DMA REQ (REQ 0) makes the DMA controller perform two DMA cycles: DRQ EN is reset only after the LA counter (bit 0) is counted up on the trailing edge of DMA ACK, this causes the DMA controller to generate the second DMA cycle. So DMA transfers take place with two bytes every 64 microsecond, always starting with the even byte.

2. TIMING DIAGRAM



3. BLOCK DIAGRAM



4. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION




4.

The following pages contain logic diagrams for CRT504. A functional description is given on the left hand page to the corresponding diagram sheet.



The functional description consists of a schematic listing of all signals generated on the page. A short description and a listing of the diagrams to which the signal is transferred is given for each signal.

Note: All references between individual diagram sheets make use of diagram numbers (lower right corner) and not page numbers.

Signal	Destination	Description
-,LOAD	p4	parallel load of dot shifter every 16'th VFO clk, if not block char.
LOAD	p2	Loads dot control register every 16'th VFO CLK.
-,RESET WRITE	p11	Resets the writepulses to the refresh memory.
CCLK	p9, p11	Goes high in the beginning of each character time.
-,CCLK	p9, p13	
CLK1	p11	Alternates at half the frequency of VFO clk.
-,HORIZONTAL SYNC	Colour monitor	
HORIZONTAL SYNC	Black & white monitor	
VIDO	Black & white monitor	Analog video signal.
VERTICAL SYNC	Black & white monitor	
-,VERTICAL SYNC	Colour monitor	




<u>Signal</u>	<u>Destination</u>	<u>Description</u>
Green	Colour monitor	TTL-dot signals.
Red		
Blue		
-,Green	pl	
-,Red	pl	
-,Blue	pl	



81 1221 PKA RGA 820420


Signal	Destination	Description
ATR 0-6	p3	Output from attribute RAM.
-,GREEN DOT	p2	Colour of the dots in the character.
-,RED DOT	p2	
-,BLUE DOT	p2	
-,GREEN BG	p2	Colour of the background in the character.
-,RED BG	p2	
-,BLUE BG	p2	
U36-3	p3	Blanks the display by forcing the outputs of U39 high.
-,BLOCK CHAR	p1	Disables dot generation. Only the background is visible in the character.
-,BLINK	p3	Blink frequency to the attribute ROM.



PKA
8112 21


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,x	p2	Output of dot shifter. When x active a dot is displayed.

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT 0-15	p4, p5, p6	Tristate bus for input to dot shifter. Also accessible from MIC board through U37 and U38. DOT 0-15 are sourced from the character ROM's U64 and U84 or the character RAM's p6.




811221 PKA RGA 820420

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT 0-15	p4, p5	Tristate bus feeding the dot shifter.



PKA RGA
811221 820420







<u>Signal</u>	<u>Destination</u>	<u>Description</u>
SDOT 0-15	p4	Are the dots of the shadow character.



811221 PKA AGA 820421

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
L0-4*	p5, p6, p7	Used to address the video line number of the character generators.
CG0-7	p5, p6	Addresses a character in the character font (ROM or RAM).
CG 8	p14	Selects character ROM or RAM.
CG 9-10	p7	Selects shadow character.
CG 11-15	p3	Select attributes; CG15 also selects blink frequency.


85



14 17-12 DACK

PKA RGA
811221 820421

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MB 0-15	p9, p10	Databus for refresh memory.
MB 0-15'	p8	Are gated to CG 0-15 during display time.



811221 PKA 8221 AGA

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MB 0-15	p9	Databus for Refresh memory.

11 12-4	MA0*	5	A0	2114L-3	2114L-3	M	1, 5
11 12-7	MA1*	6	A1				
11 12-9	MA2*	7	A2			Q0	14 MB0
11 12-12	MA3*	4	A3			Q1	13 MB1
11 11-4	MA4*	3	A4			Q2	12 MB2
11 11-7	MA5*	2	A5			Q3	11 MB3
11 11-9	MA6*	1	A6				
11 11-12	MA7*	17	A7				
11 1-4	MA8*	16	A8				
11 1-7	MA9*	15	A9				
11 24-8	REF WRITED	10	WE				

	MA0*	5	A0	2114L-3	2114L-3	M	2, 6
	MA1*	6	A1				
	MA2*	7	A2			Q0	14 MB4
	MA3*	4	A3			Q1	13 MB5
	MA4*	3	A4			Q2	12 MB6
	MA5*	2	A5			Q3	11 MB7
	MA6*	1	A6				
	MA7*	17	A7				
	MA8*	16	A8				
	MA9*	15	A9				
		10	WE				


	MA0*	5	A0	2114L-3	2114L-3	M	3, 7
	MA1*	6	A1				
	MA2*	7	A2			Q0	14 MB8
	MA3*	4	A3			Q1	13 MB9
	MA4*	3	A4			Q2	12 MB10
	MA5*	2	A5			Q3	11 MB11
	MA6*	1	A6				
	MA7*	17	A7				
	MA8*	16	A8				
	MA9*	15	A9				
11 24-11	REF WRITED	10	WE				

	MA0*	A0		2114L-3	2114L-3	M	4, 8
	MA1*	A1					
	MA2*	A2				Q0	14 MB12
	MA3*	A3				Q1	13 MB13
	MA4*	A4				Q2	12 MB14
	MA5*	A5				Q3	11 MB15
	MA6*	A6					
	MA7*	A7					
	MA8*	A8					
	MA9*	A9					
		10	WE				

11 24-3	PAMCS0			CS	CS		
11 24-6	PAMCS1			8	8		
9 55-18	MB0						
9 55-16	MB1						
9 55-14	MB2						
9 55-12	MB3						
9 55-3	MB4						
9 55-5	MB5						
9 55-7	MB6						
9 55-9	MB7						
9 35-18	MB8						
9 35-16	MB9						
9 35-14	MB10						
9 35-12	MB11						
9 35-3	MB12						
9 35-5	MB13						
9 35-7	MB14						
9 35-9	MB15						



811221 PKA AGA 82.2.1

Signal	Destination	Description
-,MA 0-10*	p10	Address lines to the refresh memory. during first character phase, -,MA 0-10* are derived from the MIC board-addressbus for writing in the refresh RAM, in the second character phase -,MA 0-10* are generated by the MC 6845 address sequencer for refresh of the character on the screen.
-,RAMCS 0-1	p10	Enable signals for refresh mem. controlled by -,MA 10*
-,REF WRITE 0-1	p10	Writepulse to refresh memory, ADD 0 selects which byte.
ADD0*	p13	Buffered version of DD 0.
-,REFWRITE REQ	p13	The flip-flop is set when a memory write to the highest 4 k is issued by the CPU on the MIC board.
REFWRITE REQ	p11	
REF WRITE	p11	This pulse is generated if REF WRITE REQ is active, and falls entirely within the first character phase and has a guaranteed minimum duration of 133 nanoseconds.
-,REF WRITE	p11	




811221 PKA RGA 82.2.2.

Signal	Destination	Description
- ,DISP INTR	MIC board	Active, when Dack 0 and - ,Terminal count are active.
- ,DMA RUN		Active from - ,LOWR20 to - ,DISPINTR or - ,RESET.
- ,DRQ EN		Goes active when - ,DMA RUN is low, if LA0 is low, - ,ZERO DMAF is high and DISP EN is high. - ,DRQ EN is reset by LA0 going high.
DRQ 0	MIC board	is set when DISPEN goes low, - ,DRQ EN is active. Drops when one byte is transferred late enough to ensure that another DMA cycle is started.
LA 0-12	p8	Load Address counter for memories accessed by the MIC board via DMA.












811221 PKA PCA 82.2.2.

Signal	Destination	Description
MA 0-10	p11	Output of address sequence controller used for addressing the refresh memory for display.
L 0-3	p8	Video line number within the character line.
L4	p3	
HS	p13	Horizontal synchronization pulse.
VS	p13	Vertical synchronization pulse.
HOR SYNC	p1	Horizontal sync gated with power up flip-flop.
-,VS	p1	
25 Hz	Mic board	Used for timer interrupt.
6 Hz	p3	Used for blink frequencies.
3 Hz	p3	
E Puls	p13	Enable pulse for programming of MC6845.
-,Wait	Micboard	Waitstates are inserted during memwrite in the refresh and programming of MC6845.
DISP EN BUF	p3	Display enable goes inactive during e-beam retrace.
CURSOR BUF	p3	



811221 PKA AGA B2.2.2.

Signal	Destination	Description
DMA F1	p14	DMA function register.
-,DMA F1	p14	
DMA F0	p14	
-,ZERO DMAF	p12	Active when DMAF(0,1) = 0.
-,CHAR WRITE 0-1	p6	Write signal to character RAM.
-,ATTRIBUT WRITE	p3	Write signal to Attribut RAM.
-,SHADOWWRITE 0-1	p7	Write signal to shadow RAM.
-,CHAR EN 0-1	p5	Enables connection between DOT bus and MIC board data bus.
-,ROM EN	p5	Enables character ROM output.
-,RAM EN	p6	Enables Character RAM.
-,IORW	p14	-, (10 Read or 10 write).
-,DMA ACS	p12	IORW issued by DMA controller.
-,DMA WR	p14	Output by DMA.
DACK	p14	
IORD	p13	
-,CRIC COM	p13	10 port e4 addressed.
IOWR 20	p13, p14	10 port 20 addressed for write.
IOWR 2C	p3	
-,IOWR 20	p12	



8/1/221 PKA ACA 82.2.3

5. ATTRIBUTE ROM

		CURSOR															
Blink on		Blink phase															
ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB		
00	37	02	37	04	37	06	37	08	37	0A	37	0C	37	0E	37		
01	07	03	07	05	07	07	07	09	07	0B	07	0D	07	0F	07		
02	77	04	37	06	77	08	77	0A	77	0C	77	0E	77	10	77		
03	77	05	07	07	77	09	77	0B	77	0D	77	0F	77	11	77		
04	73	06	73	08	73	0A	73	0C	73	0E	73	10	73	12	73		
05	71	07	71	09	71	0B	71	0D	71	0F	71	11	71	13	71		
06	53	08	73	0A	53	0C	53	0E	53	10	53	12	53	14	53		
07	11	09	71	0B	11	0D	11	0F	11	11	11	13	11	15	11		
10	67	12	67	14	67	16	67	18	67	1A	67	1C	67	1E	67		
11	76	13	76	15	76	17	76	19	76	1B	76	1D	76	1F	76		
12	65	14	65	16	65	18	65	1A	65	1C	65	1E	65	20	65		
13	64	15	64	17	64	19	64	1B	64	1D	64	1F	64	21	64		
14	63	16	63	18	63	1A	63	1C	63	1E	63	20	63	22	63		
15	62	17	62	19	62	1B	62	1D	62	1F	62	21	62	23	62		
16	61	18	61	1A	61	1C	61	1E	61	20	61	22	61	24	61		
17	60	19	60	1B	60	1D	60	1F	60	21	60	23	60	25	60		
20	57	22	57	24	57	26	57	28	57	2A	57	2C	57	2E	57		
21	56	23	56	25	56	27	56	29	56	2B	56	2D	56	2F	56		
22	75	24	75	26	75	28	75	2A	75	2C	75	2E	75	30	75		
23	54	25	54	27	54	29	54	2B	54	2D	54	2F	54	31	54		
24	53	26	53	28	53	2A	53	2C	53	2E	53	30	53	32	53		
25	52	27	52	29	52	2B	52	2D	52	2F	52	31	52	33	52		
26	51	28	51	2A	51	2C	51	2E	51	30	51	32	51	34	51		
27	50	29	50	2B	50	2D	50	2F	50	31	50	33	50	35	50		
30	47	32	47	34	47	36	47	38	47	3A	47	3C	47	3E	47		
31	46	33	46	35	46	37	46	39	46	3B	46	3D	46	3F	46		
32	45	34	45	36	45	38	45	3A	45	3C	45	3E	45	40	45		
33	74	35	74	37	74	39	74	3B	74	3D	74	3F	74	41	74		
34	43	36	43	38	43	3A	43	3C	43	3E	43	40	43	42	43		
35	42	37	42	39	42	3B	42	3D	42	3F	42	41	42	43	42		
36	41	38	41	3A	41	3C	41	3E	41	40	41	42	41	44	41		
37	40	39	40	3B	40	3D	40	3F	40	41	40	43	40	45	40		
40	37	42	37	44	37	46	37	48	37	4A	37	4C	37	4E	37		
41	36	43	36	45	36	47	36	49	36	4B	36	4D	36	4F	36		
42	35	44	35	46	35	48	35	4A	35	4C	35	4E	35	50	35		
43	34	45	34	47	34	49	34	4B	34	4D	34	4F	34	51	34		
44	73	46	73	48	73	4A	73	4C	73	4E	73	50	73	52	73		
45	32	47	32	49	32	4B	32	4D	32	4F	32	51	32	53	32		
46	31	48	31	4A	31	4C	31	4E	31	50	31	52	31	54	31		
47	30	49	30	4B	30	4D	30	4F	30	51	30	53	30	55	30		
50	27	52	27	54	27	56	27	58	27	5A	27	5C	27	5E	27		
51	26	53	26	55	26	57	26	59	26	5B	26	5D	26	5F	26		
52	25	54	25	56	25	58	25	5A	25	5C	25	5E	25	60	25		
53	24	55	24	57	24	59	24	5B	24	5D	24	5F	24	61	24		
54	23	56	23	58	23	5A	23	5C	23	5E	23	60	23	62	23		
55	72	57	72	59	72	5B	72	5D	72	5F	72	61	72	63	72		
56	21	58	21	5A	21	5C	21	5E	21	60	21	62	21	64	21		
57	20	59	20	5B	20	5D	20	5F	20	61	20	63	20	65	20		
60	17	62	17	64	17	66	17	68	17	6A	17	6C	17	6E	17		
61	16	63	16	65	16	67	16	69	16	6B	16	6D	16	6F	16		
62	15	64	15	66	15	68	15	6A	15	6C	15	6E	15	70	15		
63	14	65	14	67	14	69	14	6B	14	6D	14	6F	14	71	14		
64	13	66	13	68	13	6A	13	6C	13	6E	13	70	13	72	13		
65	12	67	12	69	12	6B	12	6D	12	6F	12	71	12	73	12		
66	71	68	71	6A	71	6C	71	6E	71	70	71	72	71	74	71		
67	10	69	10	6B	10	6D	10	6F	10	71	10	73	10	75	10		
70	07	72	07	74	07	76	07	78	07	7A	07	7C	07	7E	07		
71	06	73	06	75	06	77	06	79	06	7B	06	7D	06	7F	06		
72	05	74	05	76	05	78	05	7A	05	7C	05	7E	05	80	05		
73	04	75	04	77	04	79	04	7B	04	7D	04	7F	04	81	04		
74	03	76	03	78	03	7A	03	7C	03	7E	03	80	03	82	03		
75	02	77	02	79	02	7B	02	7D	02	7F	02	81	02	83	02		
76	01	78	01	7A	01	7C	01	7E	01	80	01	82	01	84	01		
77	70	79	70	7B	70	7D	70	7F	70	81	70	83	70	85	70		

F: Foreground
B: Background

- output:
- 0: White
 - 1: Yellow
 - 2: Turquoise
 - 3: Green
 - 4: Pink
 - 5: Red
 - 6: Blue
 - 7: Black

6. CHARACTER ROM's

6.

As character ROM's are used

U64 : ROA416

U84 : ROA417

8. PLUGS

8.

J1.	pin	A	C
	1		
	2		
	3	-, DISP INTR	-, VFO CLK
	4	-, IORD	-, VS
	5	-, IOWR	25Hz
	6		
	7	-, MEMWR	-, TC
	8	BUS1	BUS0
	9	BUS3	BUS2
	10	BUS5	BUS4
	11	BUS7	BUS6
	12		
	13	ADD0	ADD2
	14	Chain	Chain
	15		ADD1
	16	ADD4	
	17	-, WAIT	ADD3
	18	ADD5	ADD15
	19	ADD6	ADD14
	20	ADD7	ADD13
	21	-, DACK 0	ADD12
	22		ADD11
	23	DRQ 0	ADD10
	24		ADD9
	25		ADD8
	26		
	27	CLK	-, RESET
	28	-, HOLD ACK	
	29		-, POWER RESET
	30		
	31		
	32	+12V	+12V

J2. pin

1	Contrast pot. max
2	Contrast pot. top
3	Contrast pot. min
4	Intensity pot. max
5	Intensity pot. tap
6	Intensity pot. min

J3. BW Monitor connected to CBL

pin

1	GND
2	Intensity max
3	Intensity min
4	Intensity top
5	Not used
6	Horizontal sync
7	Not used
8	Video
9	Vertical sync
10	GND

J4. Colour monitor

pin

1	
2	RED
3	GREEN
4	BLUE
5	GND
6	GND
7	-,Horizontal sync
8	-,Vertical sync

RETURN LETTER

Title: CRT504 - CRT Controller
Technical Manual

RCSL No.: 44-RT2032

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____

Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

**Affix
postage
here**

REGNECENTRALEN
af 1979

**Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark**