
RCSL No: 44-RT2032

Edition: October 1982

Author: Peter Koch Andersson

Title:

CRT504 - CRT Controller
Technical Manual

Keywords:

RC850, CRT504, CRT controller.

Abstract:

This manual contains all relevant technical information on
CRT504.

(46 printed pages)

Copyright © 1982, A/S Regnecentralen af 1979

RC Computer A/S

Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

<u>TABLE OF CONTENTS</u>	<u>PAGE</u>
1. DESCRIPTION	1
1.1 Refresh Memory	1
1.2 Character Font	2
1.3 Video Generation	2
1.4 DMA	3
2. TIMING DIAGRAM	4
3. BLOCK DIAGRAM	5
4. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION	7
5. ATTRIBUTE ROM	36
6. CHARACTER ROM's	37
7. ASSEMBLY DRAWING	38
8. PLUGS	39

1. DESCRIPTION

1.

CRT504 is the interface between MIC50x and the CRT monitor.

CRT504 displays continuously the contents of a 2 k x 16 bit refresh memory, which is maintained as a copy of the highest 4 k bytes of main memory (i.e. addresses F000 to FFFF): Every time a byte is written in this area, it is written into the corresponding address of the refresh memory as well. Each pair of addresses in the refresh memory corresponds to a position on the screen.

The first byte plus one bit of the second selects a character in the character font to be displayed. Two bits in the second select a shadow character to be superposed the first. The remaining bits (the attribute selectors) select one out of 32 programdefined combinations of the 8 attributes, which control the display of the character.

1.1 Refresh Memory

1.1

The address multiplexer U12, U11, U1 (p11) to the refresh memory is controlled by CCLK. CCLK is low during the last half of the character period, letting the CRT controller read the character for display. During the first CCLK phase however, the refresh memory is addressed with the MIC address lines, making write access possible.

The leading edge of a write to the refresh area is caught in the F.F. U16 (p11), generating a write request, which is synchronized to CCLK in the F.F. U50 (p11) which makes U40 (p11) generate a writepulse beginning after CCLK goes high and ending before CCLK goes low. U40 is reset by U60-6 giving a low pulse before CCLK falls.

During the refresh phase, the refresh memory is addressed by the CRT controller MC6845 and the read data is locked into the buffer register on the rising edge of CCLK.

1.2 Character Font

1.2

The character font consists of three memories: a ROM (U64 and U84 p5), containing predefined dot patterns for 128 or 256 characters, a RAM (M9-24 p6), with space for programming of 256 character patterns and a RAM (U66, 67, 86, 87) with space for the programming of 4 dot patterns, one of which is always superposed the character pattern displayed.

The character font contains 16 x 16 bits for each character pattern or shadow pattern and they are read with 32 bits in parallel (DOT 0-15 and SDOT0-15). The SDOT's and DOT's are "ored" together giving 16 compound dots being parallel loaded into the shifter and the shifted out one dot at the time at a frequency of 32 MHz.

1.3 Video Generation

1.3

The output of the dot shifter is used to select the display of foreground or background. Foreground and background are defined for each character position in the refresh memory by 5 bits. The 5 bits are used to select one out of 32 combinations of 8 attributes stored in the attribute RAM (U48 and U49 p3).

Seven of the attributes are converted into a back- and foreground colour or grey scale value, in the attribute ROM ROB046, U39 p3.

The last attribute bit is used to hide the character by disabling dots for that character.

The three colour signals from the dot selector go to J4 for a colour monitor or to the D/A converter on p1 generating a grey scale video signal for a BW monitor.


The character fonts and the attribute RAM are accessed from the MIC board via DMA, controlled by the DMA controller on the MIC board.

The memory to be accessed is selected with an I/O write command to port 20 Hex. This write command clears the load address counter and sets the DMA RUN flipflop U5a p12, which then lets the DRQ EN flip-flop U56 p12 generate a DMA REQ next time DISP EN goes low (during horizontal retrace). The DMA REQ (REQ 0) makes the DMA controller perform two DMA cycles: DRQ EN is reset only after the LA counter (bit 0) is counted up on the trailing edge of DMA ACK, this causes the DMA controller to generate the second DMA cycle. So DMA transfers take place with two bytes every 64 microsecond, always starting with the even byte.

2. TIMING DIAGRAM


4

2.



3. BLOCK DIAGRAM

3.



4. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION


4.

The following pages contain logic diagrams for CRT504. A functional description is given on the left hand page to the corresponding diagram sheet.


The functional description consists of a schematic listing of all signals generated on the page. A short description and a listing of the diagrams to which the signal is transferred is given for each signal.

Note: All references between individual diagram sheets make use of diagram numbers (lower right corner) and not page numbers.

Signal	Destination	Description
-,LOAD	p4	parallel load of dot shifter every 16'th VFO clk, if not block char.
LOAD	p2	Loads dot control register every 16'th VFO CLK.
-,RESET WRITE	p11	Resets the writepulses to the refresh memory.
CCLK	p9, p11	Goes high in the beginning of each character time.
-,CCLK	p9, p13	
CLK1	p11	Alternates at half the frequency of VFO clk.
-,HORIZONTAL SYNC	Colour monitor	
HORIZONTAL SYNC	Black & white monitor	
VIDO	Black & white monitor	Analog video signal.
VERTICAL SYNC	Black & white monitor	
-,VERTICAL SYNC	Colour monitor	




Signal	Destination	Description
Green	Colour monitor	TTL-dot signals.
Red		
Blue		
-,Green	pl	
-,Red	pl	
-,Blue	pl	




81 1221 PKA AGA 820420

Signal	Destination	Description
ATR 0-6	p3	Output from attribute RAM.
-,GREEN DOT	p2	Colour of the dots in the character.
-,RED DOT	p2	
-,BLUE DOT	p2	
-,GREEN BG	p2	Colour of the background in the character.
-,RED BG	p2	
-,BLUE BG	p2	
U36-3	p3	Blanks the display by forcing the outputs of U39 high.
-,BLOCK CHAR	p1	Disables dot generation. Only the background is visible in the character.
-,BLINK	p3	Blink frequency to the attribute ROM.




PKA
8112 21

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,x	p2	Output of dot shifter. When x active a dot is displayed.




<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT 0-15	p4, p5, p6	Tristate bus for input to dot shifter. Also accessible from MIC board through U37 and U38. DOT 0-15 are sourced from the character ROM's U64 and U84 or the character RAM's p6.



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT 0-15	p4, p5	Tristate bus feeding the dot shifter.







<u>Signal</u>	<u>Destination</u>	<u>Description</u>
SDOT 0-15	p4	Are the dots of the shadow character.

811221
PKA
AGA
820421



Signal	Destination	Description
L0-4*	p5, p6, p7	Used to address the video line number of the character generators.
CG0-7	p5, p6	Addresses a character in the character font (ROM or RAM).
CG 8	p14	Selects character ROM or RAM.
CG 9-10	p7	Selects shadow character.
CG 11-15	p3	Select attributes; CG15 also selects blink frequency.

85



14 17-12 DACK


PKA 820421
AGA 811221

CRT 504

R13347


ADDRESS SWITCH for
CHARACTER FONTS

Signal	Destination	Description
MB 0-15	p9, p10	Databus for refresh memory.
MB 0-15'	p8	Are gated to CG 0-15 during display time.




811221 PKA 8221 AGA



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MB 0-15	p9	Databus for Refresh memory.



Signal	Destination	Description
$\bar{A}, MA\ 0-10^*$	p10	Address lines to the refresh memory. during first character phase, $\bar{A}, MA\ 0-10^*$ are derived from the MIC board-addressbus for writing in the refresh RAM, in the second character phase $\bar{A}, MA\ 0-10^*$ are generated by the MC 6845 address sequencer for refresh of the character on the screen.
$\bar{A}, RAMCS\ 0-1$	p10	Enable signals for refresh mem. controlled by $\bar{A}, MA\ 10^*$
$\bar{A}, REF\ WRITE\ 0-1$	p10	Writepulse to frefresh memory, ADD 0 selects which byte.
ADD0*	p13	Buffered version of DD 0.
$\bar{A}, REFWRITE\ REQ$	p13	The flip-flop is set when a memory write to the highest 4 k is issued by the CPU on the MIC board.
REFWRITE REQ	p11	
REF WRITE	p11	This pulse is generated if REF WRITE REQ is active, and falls entirely within the first character phase and has a guaranted minimum duration of 133 nanoseconds.
$\bar{A}, REF\ WRITE$	p11	







Signal	Destination	Description
-,DISP INTR	MIC board	Active, when Dack 0 and -,Terminal count are active.
-,DMA RUN		Active from -,LOWR20 to -,DISPINTR or -,RESET.
-,DRQ EN		Goes active when -,DMA RUN is low, if LA0 is low, -,ZERO DMAF is high and DISP EN is high. -,DRQ EN is reset by LA0 going high.
DRQ 0	MIC board	is set when DISPEN goes low, -,DRQ EN is active. Drops when one byte is transferred late enough to ensure that another DMA cycle is started.
LA 0-12	p8	Load Address counter for memories accessed by the MIC board via DMA.



811221
 PKA
 RGA
 82.2.2.

Signal	Destination	Description
MA 0-10	p11	Output of address sequence controller used for addressing the refresh memory for display.
L 0-3	p8	Video line number within the character line.
L4	p3	
HS	p13	Horizontal synchronization pulse.
VS	p13	Vertical synchronization pulse.
HOR SYNC	p1	Horizontal sync gated with power up flip-flop.
-,VS	p1	
25 Hz	Mic board	Used for timer interrupt.
6 Hz	p3	Used for blink frequencies.
3 Hz	p3	
E Puls	p13	Enable pulse for programming of MC6845.
-,Wait	Micboard	Waitstates are inserted during memwrite in the refresh and programming of MC6845.
DISP EN BUF	p3	Display enable goes inactive during e-beam retrace.
CURSOR BUF	p3	

Signal	Destination	Description
DMA F1	p14	DMA function register.
-,DMA F1	p14	
DMA F0	p14	
-,ZERO DMAF	p12	Active when DMAF(0,1) = 0.
-,CHAR WRITE 0-1	p6	Write signal to character RAM.
-,ATTRIBUT WRITE	p3	Write signal to Attribut RAM.
-,SHADOWWRITE 0-1	p7	Write signal to shadow RAM.
-,CHAR EN 0-1	p5	Enables connection between DOT bus and MIC board data bus.
-,ROM EN	p5	Enables character ROM output.
-,RAM EN	p6	Enables Character RAM.
-,IORW	p14	-, (10 Read or 10 write).
-,DMA ACS	p12	IORW issued by DMA controller.
-,DMA WR	p14	Output by DMA.
DACK	p14	
IORD	p13	
-,CRTC COM	p13	10 port e4 addressed.
IOWR 20	p13, p14	10 port 20 addressed for write.
IOWR 2C	p3	
-,IOWR 20	p12	



5. ATTRIBUTE ROM

5.

		CURSOR															
		Blink on				Blink phase											
		ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB	ADR	FB
Black & White	0	02	37	02	37	02	37	02	37	02	37	02	37	02	37	02	37
	1	04	07	04	07	04	07	04	07	04	07	04	07	04	07	04	07
	2	02	77	02	77	02	77	02	77	02	77	02	77	02	77	02	77
	3	03	77	03	77	03	77	03	77	03	77	03	77	03	77	03	77
	4	04	73	04	73	04	73	04	73	04	73	04	73	04	73	04	73
	5	05	71	05	71	05	71	05	71	05	71	05	71	05	71	05	71
	6	06	33	06	33	06	33	06	33	06	33	06	33	06	33	06	33
	7	07	11	07	11	07	11	07	11	07	11	07	11	07	11	07	11
Color	8	13	61	13	61	13	61	13	61	13	61	13	61	13	61	13	61
	9	11	76	11	76	11	76	11	76	11	76	11	76	11	76	11	76
	10	12	65	12	65	12	65	12	65	12	65	12	65	12	65	12	65
	11	13	64	13	64	13	64	13	64	13	64	13	64	13	64	13	64
	12	14	63	14	63	14	63	14	63	14	63	14	63	14	63	14	63
	13	15	62	15	62	15	62	15	62	15	62	15	62	15	62	15	62
	14	16	61	16	61	16	61	16	61	16	61	16	61	16	61	16	61
	15	17	60	17	60	17	60	17	60	17	60	17	60	17	60	17	60
	16	20	57	20	57	20	57	20	57	20	57	20	57	20	57	20	57
	17	21	56	21	56	21	56	21	56	21	56	21	56	21	56	21	56
	18	22	75	22	75	22	75	22	75	22	75	22	75	22	75	22	75
	19	23	54	23	54	23	54	23	54	23	54	23	54	23	54	23	54
	20	24	53	24	53	24	53	24	53	24	53	24	53	24	53	24	53
	21	25	52	25	52	25	52	25	52	25	52	25	52	25	52	25	52
	22	26	51	26	51	26	51	26	51	26	51	26	51	26	51	26	51
	23	27	50	27	50	27	50	27	50	27	50	27	50	27	50	27	50
	24	30	47	30	47	30	47	30	47	30	47	30	47	30	47	30	47
	25	31	46	31	46	31	46	31	46	31	46	31	46	31	46	31	46
	26	32	45	32	45	32	45	32	45	32	45	32	45	32	45	32	45
	27	33	74	33	74	33	74	33	74	33	74	33	74	33	74	33	74
	28	34	43	34	43	34	43	34	43	34	43	34	43	34	43	34	43
	29	35	42	35	42	35	42	35	42	35	42	35	42	35	42	35	42
	30	36	41	36	41	36	41	36	41	36	41	36	41	36	41	36	41
	31	37	40	37	40	37	40	37	40	37	40	37	40	37	40	37	40
	32	40	37	40	37	40	37	40	37	40	37	40	37	40	37	40	37
	33	41	36	41	36	41	36	41	36	41	36	41	36	41	36	41	36
	34	42	35	42	35	42	35	42	35	42	35	42	35	42	35	42	35
	35	43	34	43	34	43	34	43	34	43	34	43	34	43	34	43	34
	36	44	73	44	73	44	73	44	73	44	73	44	73	44	73	44	73
	37	45	32	45	32	45	32	45	32	45	32	45	32	45	32	45	32
	38	46	31	46	31	46	31	46	31	46	31	46	31	46	31	46	31
	39	47	30	47	30	47	30	47	30	47	30	47	30	47	30	47	30
	40	50	27	50	27	50	27	50	27	50	27	50	27	50	27	50	27
	41	51	26	51	26	51	26	51	26	51	26	51	26	51	26	51	26
	42	52	25	52	25	52	25	52	25	52	25	52	25	52	25	52	25
	43	53	24	53	24	53	24	53	24	53	24	53	24	53	24	53	24
	44	54	23	54	23	54	23	54	23	54	23	54	23	54	23	54	23
	45	55	72	55	72	55	72	55	72	55	72	55	72	55	72	55	72
	46	56	21	56	21	56	21	56	21	56	21	56	21	56	21	56	21
	47	57	20	57	20	57	20	57	20	57	20	57	20	57	20	57	20
	48	60	17	60	17	60	17	60	17	60	17	60	17	60	17	60	17
	49	61	16	61	16	61	16	61	16	61	16	61	16	61	16	61	16
	50	62	15	62	15	62	15	62	15	62	15	62	15	62	15	62	15
	51	63	14	63	14	63	14	63	14	63	14	63	14	63	14	63	14
	52	64	13	64	13	64	13	64	13	64	13	64	13	64	13	64	13
	53	65	12	65	12	65	12	65	12	65	12	65	12	65	12	65	12
	54	66	11	66	11	66	11	66	11	66	11	66	11	66	11	66	11
	55	67	10	67	10	67	10	67	10	67	10	67	10	67	10	67	10
	56	70	07	70	07	70	07	70	07	70	07	70	07	70	07	70	07
	57	71	06	71	06	71	06	71	06	71	06	71	06	71	06	71	06
	58	72	05	72	05	72	05	72	05	72	05	72	05	72	05	72	05
	59	73	04	73	04	73	04	73	04	73	04	73	04	73	04	73	04
	60	74	03	74	03	74	03	74	03	74	03	74	03	74	03	74	03
	61	75	02	75	02	75	02	75	02	75	02	75	02	75	02	75	02
	62	76	01	76	01	76	01	76	01	76	01	76	01	76	01	76	01
	63	77	00	77	00	77	00	77	00	77	00	77	00	77	00	77	00

F: Foreground
B: Background

output:

0: White
1: Yellow
2: Turquoise
3: Green
4: Pink
5: Red
6: Blue
7: Black

6. CHARACTER ROM's

6.

As character ROM's are used

U64 : ROA416

U84 : ROA417

8. PLUGS

8.

J1.	pin	A	C
	1		
	2		
	3	-, DISP INTR	-, VFO CLK
	4	-, IORD	-, VS
	5	-, IOWR	25Hz
	6		
	7	-, MEMWR	-, TC
	8	BUS1	BUS0
	9	BUS3	BUS2
	10	BUS5	BUS4
	11	BUS7	BUS6
	12		
	13	ADD0	ADD2
	14	Chain	Chain
	15		ADD1
	16	ADD4	
	17	-, WAIT	ADD3
	18	ADD5	ADD15
	19	ADD6	ADD14
	20	ADD7	ADD13
	21	-, DACK 0	ADD12
	22		ADD11
	23	DRQ 0	ADD10
	24		ADD9
	25		ADD8
	26		
	27	CLK	-, RESET
	28	-, HOLD ACK	
	29		-, POWER RESET
	30		
	31		
	32	+12V	+12V

J2. pin

1	Contrast pot. max
2	Contrast pot. top
3	Contrast pot. min
4	Intensity pot. max
5	Intensity pot. tap
6	Intensity pot. min

J3. BW Monitor connected to CBL

pin

1	GND
2	Intensity max
3	Intensity min
4	Intensity top
5	Not used
6	Horizontal sync
7	Not used
8	Video
9	Vertical sync
10	GND

J4. Colour monitor

pin

1	
2	RED
3	GREEN
4	BLUE
5	GND
6	GND
7	-,Horizontal sync
8	-,Vertical sync

RETURN LETTER

Title: CRT504 - CRT Controller
Technical Manual

RCSL No.: 44-RT2032

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____

Date: _____

Thank you

..... Fold here

..... Do not tear - Fold here and staple

Affix
postage
here

 **REGNECENTRALEN**
af 1979
Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark