
RCSL No: 52-AA1054
Edition: June, 1981
Author: K. Øllgård

Title:

RC850 Display Terminal
Technical Manual

Keywords:

RC850.

Abstract:

This manual contains the technical description of the RC850.

(120 printed pages)

**Copyright © 1981, A/S Regnecentralen af 1979
RC Computer A/S
Printed by A/S Regnecentralen af 1979, Copenhagen**

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

CONTENTS	PAGE
1. INTRODUCTION	1
1.1 The RC 850 Family.....	1
2. TERMINAL MODULES.....	3
2.1 Module Survey.....	3
2.2 Functional Description.....	3
3. FUNCTIONAL DESCRIPTION.....	5
3.1 CPU Module.....	5
3.2 CPU Description.....	5
3.3 Address Decoder.....	9
3.4 Serial Input/Output Controller.....	11
3.5 Counter Timer Controller.....	13
3.6 Interrupt System.....	15
3.7 ROM Memory.....	17
3.8 RAM Memory.....	17
3.9 DMA Controller.....	19
3.10 Non Volatile Memory.....	21
3.11 CRT Module.....	23
3.11.1 CRT Controller.....	23
3.11.2 Refresh RAM.....	24
3.11.3 Character Generator.....	24
3.11.4 Parallel-to-Serial Video Conversion.....	24
3.12 Video Module.....	24
3.13 Connector Module.....	24
3.14 Power Supply Module.....	25
3.15 Monitor Module.....	25
3.16 Keyboard Module.....	25
4. MIC 50x DIAGRAMS.....	26
5. CRT 50x DIAGRAMS.....	56
6. VIM 502 DIAGRAMS.....	92

<u>CONTENTS (continued)</u>	<u>PAGE</u>
7. MOTOROLA MONITOR SCHEMATIC DIAGRAM.....	93
8. VIM 503 DIAGRAM.....	94
9. BALL BROTHER MONITOR SCHEMATIC DIAGRAM.....	95
10. COI 502 DIAGRAMS.....	97
11. RGM 502 DIAGRAM.....	103
12. ASSEMBLY DRAWING.....	104
13. PLUG LIST.....	105
14. FLOW DIAGRAM	111
15. ROM LIST.....	113
16. POWER WIRING.....	114

1. INTRODUCTION

1.

1.1 The RC850 Family

1.1

The RC850 Display Terminals are all members of a powerful, intelligent terminal-family.

The RC850 family of Display Terminals are microprocessor-based terminals which are able to emulate several terminals of the market. There will be different versions reaching from the "hard-programmed" version to the "soft-programmed down line loaded" version or even the microcomputer -high-level- language version.

Common to all versions is the real professional design of the cabinet and keyboard. No efforts have been avoided to obtain the most comfortable and reliable place of work. Special human engineering has taken place in the areas: Operator accomodation, operating-environment, and service-ability.

In this manual the general hardware of the RC850 Display Terminals is described.




Fig. 1.1

RC87 rackpanel connector and switch location

2. TERMINAL MODULES

2.

The RC850 is a microcomputer based terminal, where all terminal functions are programmed.

2.1 Module Survey

2.1

In fig. 2.2 the functional diagram of RC850 is shown, and fig. 2.1 shows the actual module layout of the terminal.

2.2 Functional Description

2.2

The functional description follows the block diagram. This paper does not contain a full description of all the functions of the VLSI circuits used in RC850. This kind of informations may be supplied by the manufacturers of the VLSI circuits.




Fig. 2.1
RC 850 Module Survey

BLOCK DIAGRAM




Fig. 2.2

3. FUNCTIONAL DESCRIPTION

3.

3.1 CPU-Module

3.1

The CPU-module contains the microprocessor, oscillator, program source ROM's, RAM, and NVM for terminal setups, and the serial input-output communications.

3.2 CPU Description

3.2

A block diagram of the architecture of the Z-80A CPU is shown in fig. 3.1. The diagram shows all the major elements in the CPU and it should be referred to throughout the following description.

Z-80A CPU contains 208 bits of R/W memory that are accessible to the programmers. Fig. 3.2 illustrates how this memory is configured into eighteen 8-bit registers and four 16-bit registers.

All Z-80A registers are implemented using static RAM. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or in pairs as 16-bit registers. There are also two sets of accumulators and flag registers.

CPU timing can be broken down into a few very simple timing diagrams. The diagrams show basic operations with one wait state (the wait state is added to synchronize the CPU to the RAM memory). Figs. 3.3 to 3.5 show the CPU timing.

The Z-80A CPU can execute 158 different instruction types including all 78 of the 8080A CPU. A description of this may be obtained from Zilog Z-80A CPU Technical Manual.




Fig. 3.1:
Z-80A CPU BLOCKDIAGRAM.




Fig. 3.2




Fig. 3.3
INSTRUCTION OP CODE FETCH




Fig. 3.4
INTERRUPT REQUEST/ACKNOWLEDGE




Fig.3.5

TIMING WAVEFORM FOR Z-80A DIAGRAM

3.3 Address Decoder

3.3

The addressing of devices is made very simple with the circuit shown in diagram page 5 of 15, MIC50x, and page 17 of 18, CRT50x. Each device uses 4 addresses except the DMA controller which uses 16 addresses. This is shown in fig. 3.6.

Addressing of dynamic RAM and ROM in the whole 64K address area is made possible using the PROM in Pos. U87 MIC50x.

RAM - Random Access Memory, up to 64K of 8 bits dynamic RAM, used as buffer and program memory. Contains also a copy of the refresh memory.

ROM - Read Only Memory that contains the program to the microprocessor.

Most significant bit in the PROM is controlled by the flip-flop in Pos. 82. The flip-flop is reset by the RESET signal and set or reset by the program using the following instructions:

OUT (19_H), A ⇒ ROM $\bar{\text{RAM}}$

OUT (18_H), A ⇒ RAM $\bar{\text{ROM}}$

When the ROM is connected to an address area, the RAM is disconnected from the same area.

Address No.	Name	IC type	Comments
00			
01			
02			
03			
04			
05			
06			
07			
08	SIO	Z80A-SIO2	DATA CHANNEL A
09	-		DATA CHANNEL B
0A	-		CONTROL CHANNEL A
0B	-		CONTROL CHANNEL B

Address No.	Name	IC type	Comments
0C	CTC	Z80A-CTC	CLOCK TO LINE 1
0D	-		CLOCK TO LINE 2 (PRINTER)
0E	-		INT. from CRT module
0F	-		INT. from FUTURE module
10			
11			
12			
13			
14	SWITCH	74LS240	INPUT (OC _H) if selected
15	-		
16	-		
17	-		
18	ENABLE ROM		
19	DISABLE ROM		
1A	ENABLE ROM		
1B	DISABLE ROM		
1C	READ STATUS	74LS240	READ LINE 1 & 2 STATUS
1D	- -		Data Set READY and
1E	- -		Calling Indicator
1F			
20	DISP.CONT.Port		Used to select the CRT-
21	- - -		DMA channel 0 transport
22	- - -		direction
23			
24	CRT.C	MC6845	Address register (pointer)
25	- -		Data register
26	- -		Address register (pointer)
27	- -		Data register
28	NVM	NC7033	NON Volatile Memory
29			
2A			
2B			
2C	DBP		DISP. BLOCK PORT
2D			
2E			
2F			
30	SIO	Z80A-SIO2	DATA CHANNEL A
31			DATA CHANNEL B
32			CONTROL CAHNNEL A
33			CONTROL CHANNEL B
34			
35			
36			
EE			
EF			
F0	DMA	AM9517A-4 or I8237-2	Use of the Registers is described in the manufacturer's manual
FF			

Fig. 3.6

3.4 Serial Input/Output Controller

3.4

The Z-80-SIO/2 (Serial Input/Output) is a dual channel multi-function peripheral component designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller, but - within that role - it is configurable by system software so its "personality" can be optimized for a given serial data communications application.

One SIO in the RC85x is handling the LINE 1 and LINE 2 (Printer), the other SIO is handling the RC circuit transmission line (250K bit/s. synchronous) and the 300 bit/s. asynchronous keyboard transmission.

The Z80-SIO/2 can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. Block diagram for the Z80-SIO/2 is shown in fig. 3.7.

The internal structure includes Z-80A CPU interface, internal control and interrupt logic, and two full duplex channels. Each channel contains read and write registers, and discrete control and status logic that provides interface to modems.

The logic for both channels provides formats, synchronization, and validation for data transferred to and from the channel interface. The modem control inputs, Clear to Send (CTS) and Data Carrier Detect (DCD) are monitored by the discrete control logic under program control. All the modem control signals are general purpose in nature, and some of the signals from the RC circuit/keyboard SIO are used in this way.

The programming for the SIO/2 is very complex and is described in manuals from Zilog.




Fig. 3.7

BLOCK DIAGRAM FOR Z-80A SIO/2 AND SIGNAL CONNECTION TO J1 AND J2.

3.5 Counter Timer Controller

3.5

The Z80A Counter Timer Controller (CTC) is a programmable four channel device that provides counting and timing functions for the system. The diagram is shown on page 9 of 15, MIC50x, and the block diagram is shown in fig. 3.8.

The internal structure of the Z80-CTC consists of a Z80 CPU bus interface, internal control logic, four counter channels, and interrupt control logic. Each channel has an interrupt vector for automatic interrupt vectoring, and interrupt priority is determined by channel number with channel 0 having the highest priority.

The channel logic is composed of 2 registers, 2 counters, and control logic as shown in fig. 3.9. The registers include an 8-bit constant register and an 8-bit channel control register. The counters include an 8-bit readable down counter and an 8-bit prescaler. The prescaler may be programmed to divide the system clock by either 16 or 256.

Channel 0 and 1 are used to generate the clock to LINE 1 and 2 in one of the Z80A-SIO/2. The clock delivered to the SIO is again divided in the SIO to make the baudrate for the terminal and printer connections. Input to these two channels is a clock of 0.614MHz.

Channel 2 and 3 are initiated in counter mode with interrupt enabled and with a time constant of 1. This means that for every clock input an interrupt is sent to the CPU. Channel 2 is connected to the display controller connector and channel 3 is connected to the connector for FUTURE USE, and in this way their interrupt is connected to the CPU.




Fig. 3.8
BLOCK DIAGRAM FOR Z-80A CTC




Fig. 3.9
BLOCK DIAGRAM FOR ONE CHANNEL IN Z-80A CTC.

3.6 Interrupt System

3.6

The CPU has two interrupt inputs, a software maskable interrupt and a non-maskable interrupt. The non-maskable interrupt (NMI) cannot be disabled by the program and is not used in RC850. The CPU can be programmed to respond to maskable interrupts in one of three modes. In RC850 mode 2 is selected. In this mode a single 8-bit byte from the controller (the interrupt vector) is used to make an indirect call instruction.

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted a special M1 cycle (INTA) is generated. During this M1 cycle IORQ becomes active (instead of MREQ) indicating the INTA cycle.

The Z80 peripherals have an interrupt enable input (IEI) and an interrupt enable output (IEO) and are connected in daisy chain. The peripheral with IEI high and IEO low, will during INTA place the preprogrammed 8-bit interrupt vector on the data bus.

IEO is held low until a return from interrupt (RETI) instruction is executed by the CPU while IEI is high. The 2-byte RETI instruction is decoded internally by the peripheral for this purpose.

Fig. 3.10 shows the daisy chain interrupt system in RC850.




Fig. 3.10
Interrupt Priority in RC 850

3.7 ROM Memory

3.7

The ROM, Read Only Memory, contains the power up program. After a reset signal is generated, the CPU starts to execute the program from address 0.

3.8 RAM Memory

3.8

The RAM, Random Access Memory, is shown in 3 blocks in the block diagram: the TIMING GEN block, the 64K BYTES RAM block, and the REG. block. This subsection describes these 3 blocks. The circuit diagram is on page 7 of 15, MIC50x. The timing generator is made using the IC I8202. This circuit makes all the signals which the RAM circuits need. Fig. 3.11 shows the block diagram for the I8202 and the timing diagram for the whole RAM circuit is shown in fig. 3.12.




Fig. 3.11
Block Diagram for I 8202 RAM Controller




Fig. 3.12

TIMING DIAGRAM FOR RAM SYSTEM

3.9 DMA Controller

3.9

The DMA controller to MIC702 is based on the Am9517A-4 from Advance Micro Devices or an 8237-2 from Intel. The IC is designed to be used in conjunction with an external 8-bit address register made by an 74LS373. The circuit diagram is shown on page 4 of 25, MIC50x. The Am9517A-4 contains 4 channels which have full 64K address and word count capability.

The four channels are in RC850 used in the following way:

- channel 0: VISUAL display controller
- channel 1: FUTURE USE
- channel 2: FUTURE USE
- channel 3: External debugger.

The block diagram for Am9517A-4 is shown in fig. 3.13.

Fig. 3.14 shows the timing diagram for a normal operation of Am9517A-4.

More specific description of the units may be obtained from one of the two manufacturers.





Fig. 3-13
Block Diagram for AM 9517A-4



* Only if last byte in the block

Fig. 3.14
TIMING DIAGRAM FOR Am 9517A-4 DMA CONTROLLER

3.10 Non Volatile Memory

3.10

The NC7033 is a low-cost 21 word by 16-bit electrically alterable non volatile memory designed especially for use in the systems which require secure, yet alterable, data storage. Each entire 16-bit word is individually addressable and alterable by means of three control lines (C_1 , C_2 , and C_3) and a serial input/output port. An external clock is used to synchronize all operations of READ, WRITE, and ERASE.

Each active (READ, ERASE, WRITE) operation is initiated by the proper sequencing of control line (see fig. 3.15) followed by the appropriate 5-bit binary address code presented to the I/O port. The corresponding operation is then completed by the external clock. When not in use the NC7033 should be left either OFF or in a stand-by condition for maximum data retention.

The programming is described in detail in data sheet from NITRON.


INTERFACE SCHEMATICS

Fig. 3.15

TIMING DIAGRAMS







Fig. 3.16

3.11.2 Refresh RAM

3.11.2

2K of 8 or 16 bits Random Access Memory used to contain the picture of the screen. No. of bits installed depends on Character Generator size and attribute facilities.

The refresh RAM contains a copy of part of the main memory, which includes the picture. This is done to release the main memory from the time consuming refresh work. The refresh RAM is under DMA control updated from the main memory.

3.11.3 Character Generator

3.11.3

Generates the dot matrix to be displayed on the screen. Characters are presented in a 16 dot wide and up to 16 dot high dot matrix, normally 16 x 14. The dot information is stored in ROMs (128 characters) and (if installed) up to 256 characters in RAM. All most common European national letters are covered by the ROMs.

3.11.4 Parallel-to-Serial Video Conversion

3.11.4

Converts the parallel output from the character generator to serial video information. This again is fed to the video module (see below) for pulse shaping. The level of brightness for high intensity characters may be adjusted in the CRT module.

3.12 Video Module

3.12

This module performs signal conditioning and pulse shaping in order to obtain a crisp and clear picture on the screen.

3.13 Connector Module

3.13

All connectors in and out of the Display Terminal are assembled here, so this module contains the line conditioning circuits for the CCITT V24, X21 and the EIA RS232C. It also contains the RC circuit interface, which is a 259K bit/s. transformer connected serial interface.

3.14 Power Supply Module

3.14

This module is assembled of an AC (Alternate Current) part including ON/OFF switch, fuse, noise filter, and a transformer with thermal shut-down, and a DC (Direct Current) part including a switching regulator for +5V, and 2 serial regulators for +12 V and -12V. The power supply includes overvoltage and current fold-back features.

3.15 Monitor Module

3.15

This module contains a high quality, high resolution and high reliable CRT (Cathode Ray Tube) monitor of 15" diagonal. A separate AC module is incorporated in the monitor. The monitor has its own manual from the manufacturer.

3.16 Keyboard Module

3.16

This module includes its own microprocessor, which does the scanning of the keys to determine key closures. The microprocessor also converts the key information to a serial bit stream, which is sent to the SIO placed in the CPU-module. Output to the keyboard ("beep", "click", and indicators) are likewise received in serial form.

The keys are of the capacitive type to ensure long and reliable life. To indicate a proper key closure a "click" sound is included. This sound together with the "beep" sound may be adjusted (even to zero) by the regulator on back of the keyboard.


The keyboard has its own manual.

14.05.1981 KON

SIGNAL	DESTINATION	DESCRIPTION
→ BUS ACK	p. 3	BUS ACKnowledge
CPU ADD 0-15	p. 2	Central Processing Unit ADDRESS 0-15
D 0-7	p. 2	Data bus bit 0-7
→ HALT	p. 3	HALT state
→ IORQ	p. 2 p. 3	Input/Output Request
→ M1	p. 3	Machine cycle one, the op-code fetch cycle
→ MREQ	p. 2 p. 3	Memory Request
→ RD	p. 3	Read
→ RFSH	p. 3	Refresh
→ WR	p. 3	Write

Unit MIC50x		
Dwg. No. A25944	Signal List	p. 1 of 15


81.06.04 KΦN 81.06.11 ABP



14. J5. 1981 KON

SIGNAL	DESTINATION	DESCRIPTION
ADD 0	p. 4 p. 5 p. 6 p. 7 p. 9 p. 11 p. 14	ADDRESS bit 0
ADD 1	p. 4 p. 6 p. 7 p. 9 p. 11 p. 14	See above
ADD 2-11	p. 4 p. 5 p. 6 p. 7	See above
ADD 12-15	p. 4 p. 5 p. 7	See above
-, BUS EN	p. 2	BUS ENable. This signal is true when the central processing unit is the bus master.
D 0-7	p. 1	Data bus bit 0-7

Unit MIC50x		
Dwg. No. A25945	Signal List	p. 2 of 15




81.06.04 KΦN 81.06.11 ABP

SIGNAL	DESTINATION	DESCRIPTION
→, BUS REQ	p. 1	BUS REQuest
CLK	p. 1 p. 2 p. 5 p. 15 p. 20	CLock
DRQ 3	p. 4	Direct memory access ReQuest 3
→, EN DMA	p. 4	ENable the Direct Memory Access controller
EXT AD STB	p. 4	EXTernal Address STroBe
EXT A EN	p. 4	EXTernal Address ENable
→, HALT BUF	p. 3	HALT BUffered
→, HOLD ACK	p. 2 p. 4	HOLD ACKnowledge
→, INT BUF	p. 1	INTerrupt BUffered
→, IORQ BUF	p. 2 p. 4 p. 9 p. 11 p. 14	Input/Output ReQuest BUffered
→, M1 BUF	p. 2 p. 9 p. 11	Machine cycle one BUffered
→, MREQ BUF	p. 4 p. 7	Memory REQuest BUffered
→, NMI BUF	p. 1	Non Maskable Interrupt BUffered
→, POWER RESET	p. 3	POWER RESET
→, RD BUF	p. 2 p. 4 p. 9 p. 11	→, ReaD BUffered
RESET	p. 4	RESET
→, RESET	p. 1 p. 9 p. 10 p. 11	See above
→, RFSH BUF	p. 3	ReFreSH BUffered
→, WAIT BUF	p. 1	WAIT BUffered
→, WR BUF	p. 2 p. 4	WRite BUffered

14.05.1981 KØN

Unit MIC50x		
Dwg. No. A14100	Signal List	p. 3 of 15


81.06.04 KØN 81.06.11 ABP



SIGNAL	DESTINATION	DESCRIPTION
ADD 0	p. 4 p. 5 p. 6 p. 7 p. 9 p. 11 p. 14	Address bit 0
ADD 1	p. 4 p. 6 p. 7 p. 9 p. 11 p. 14	See above
ADD 2-11	p. 4 p. 5 p. 6 p. 7	See above
ADD 12-15	p. 4 p. 5 p. 7	See above
→ ADDR EN	p. 2 p. 3 p. 4 p. 5	The ADDRESS ENable signal is used to select the address bus master.
→ DACK 0-1		Direct memory access ACKnowledge 0-1
→ DACK 2	p. 14	See above
→ DACK 3		See above
→ HOLD	p. 3	HOLD request to the CPU
→ IORD	p. 4 p. 10 p. 11 p. 13 p. 14	Input/Output ReaD
→ IORD 1		See above
→ IOWR	p. 4 p. 5 p. 10	Input/Output WRite
→ IOWR1		See above
→ MEM RD	p. 4 p. 5 p. 7	MEMory ReaD
→ MEM WR	p. 4 p. 5 p. 7	
→ TC		Terminal Count


14.05.1981 KΦN

81.06.04 KØN 81-06.11 ABP



14.05.1981 KON

SIGNAL	DESTINATION	DESCRIPTION
→ EN CTC	p. 9	ENable Counter Timing Circuit
→ EN DYN OUT	p. 7	ENable DYNAmic memory OUTput
→ EN PROM 0-3	p. 6	ENable Programmable Read Only Memory
→ EN SIO1	p. 14	ENable Serial Input/Output
→ EN SIO2	p. 11	See above
→ EN SOUND	p. 13	ENable the V24 read status port
→ EN SWITCH	p. 13	ENable SWITCH information OC _H
→ F0-FF	p. 3	address F0 _H -FF _H
→ NVM	p. 10	enable the Non-Volatile Memory
→ WAIT DMA	p. 4	WAIT for the Direct Memory Access controller
→ SIO1 DMA WRITE	p. 14	WRITE to SIO1 under DMA transfer




81.06.04 KØN 81.06.11 ABP

SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	p. 2 p. 4 p. 7 p. 9 p. 10 p. 11 p. 13	data BUS bit 0-7

14.05.1981 KON

Unit MIC50x		
Dwg. No. A25947	Signal List	p. 6 of 15

81.06.04 KØN 81.06.11 ABP




14.05.1981 KØN

SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	p. 2 p. 4 p. 6 p. 9 p. 10 p. 11 p. 13	data BUS bit 0-7
MREQ	p. 8	Memory REQuest
¬, SACK	p. 8	System ACKnowledge
¬, WAIT	p. 3 p. 8 p. 11	WAIT for the CPU

Unit MIC50x		
Dwg. No. A25948	Signal List	p. 7 of 15

81.06.04 KØN 81.06.11 ABP



MIC 50x
A14075

RAM - MEMORY
Circuit Diagram

SIGNAL

DESTINATION

DESCRIPTION

MEM CLOCK

p. 7

MEMory CLOCK

4 MHz

p. 3

4 MHz clock

p. 4

9,83 MHz

p. 9

9,83 MHz clock

→ WAIT

p. 3

WAIT for the CPU

p. 7

p. 11

14.05.1981 KON

Unit

MIC50x


Dwg. No.

A25949

Signal List


p. 8 of 15

81.06.04 KØN 81.06.11 ABP



14.05.1981 KON

SIGNAL	DESTINATION	DESCRIPTION
CHAIN 2	p. 11	second part of the priority daisy CHAIN
CLOCK A	p. 12	Programmable clock for the line channel
CLOCK B	p. 11	Programmable clock for the printer channel
DRQ 1	p. 4	Dma REQuest 1
INT	p. 11 p. 3	INTerrupt request line
KEYBOARD CLOCK	p. 11	clock for the KEYBOARD channel



81.06.04 KØN 81.06.11 ABP

SIGNAL	DESTINATION	DESCRIPTION


Designed by	
Drawn by	
D	
Office Check	

Unit MIC50x		
Dwg. No. A25951	Signal List	p. 10 of 15

14. J5. 1981 KON

SIGNAL	DESTINATION	DESCRIPTION
ASYNC	p. 12	ASYNChronous/synchronous clock switch for the line channel
→ ASYNC	p. 12	See above
CHAIN 1	p. 9	first part of the priority daisy CHAIN
CHAIN 3		See above
→ DTRA	p. 13	Data Terminal Ready for the line channel
→ DTRA 1	p. 14	block the clock failure information from the RC-CIRCUIT channel
→ DTRB	p. 13	Data Terminal Ready for the printer channel
INT	p. 9 p. 3	INTerrupt request line
→ READY	p. 15	READY to the DMA from the RC-CIRCUIT channel
→ RTSA	p. 13	Request To Send for the line channel
→ RTSB	p. 13	Request To Send for the printer channel
TXDA	p. 13	Transmit Data to the line channel
TXDATA	p. 14	Transmit Data to the RC-CIRCUIT channel
TXDB	p. 13	Transmit Data to the printer channel
TXD KEYBOARD	p. 13	Transmit Data to the Keyboard
→ TX ENABLE	p. 13	ENABLE the Transmitter on the RC-CIRCUIT channel
→ WAIT	p. 3 p. 7 p. 8	WAIT for the CPU

Unit MIC50x		
Dwg. No. A25952	Signal List	p. 11 of 15



MIC 50x

SERIAL I/O FOR LINE - PRINTER
KEYBOARD - RC - SPECIAL LINE
Circuit Diagram


A14078

SIGNAL	DESTINATION	DESCRIPTION
→ RXCA	p. 11	Receiver Clock for the line channel
→ TXCA	p. 11	Transmitter Clock for the line channel

14.05.1981 KQN

Unit MIC50x		
Dwg. No. A25953	Signal List	p. 12 of 15

81.06.04 KØN81.06.04 ABP




1. 05. 1981 KON

SIGNAL	DESTINATION	DESCRIPTION
BUS 0-7	p. 2 p. 4 p. 6 p. 7 p. 9 p. 10 p. 11	Data BUS bit 0-7
→ CTS A	p. 11	Clear To Send from the line channel
→ CTS B	p. 11	Clear To Send from the printer channel
→ DCD A	p. 11	Data Carrier Detected from the line channel
→ DCD B	p. 11	Data Carrier Detected from the printer channel
→ RESET IN	p. 3	Signal from the RESET switch
RXCA 1	p. 12	Receiver Clock from the line channel
RXDA	p. 11	Receive Data from the line channel
RXDB	p. 11	Receive Data from the printer channel
RXDC	p. 14	Receive Data from the Circuit channel
RXD KEYBOARD	p. 11	Receive Data from the KEYBOARD
TXCA 1	p. 12	Transmitter Clock from the line channel



Unit MIC50x		
Dwg. No. A25954	Signal List	p. 13 of 15

81.06.04 KΦN 81.06.11ABP



SIGNAL	DESTINATION	DESCRIPTION
ADD 0-1 *	p. 11	ADDRESS bit 0-1
CK FAIL	p. 11	Clock FAILURE from the RC-CIRCUIT channel
DATA OUT 1	p. 13	DATA OUT to the RC-CIRCUIT channel
↵ EN SIO *	p. 11	ENABLE Serial Input/Output
↵ IORQ BUF *	p. 11	Input/Output REQUEST BUFFERED
RX CLOCK	p. 11	Receive CLOCK from the RC-CIRCUIT channel
RX DATA	p. 11	Receive DATA from the RC-CIRCUIT channel
TX CLOCK	p. 11	Transmit CLOCK for the RC-CIRCUIT channel.

14.05.1981 KON




81.06.04 KΦN 81.06.11 ABP

SIGNAL	DESTINATION	DESCRIPTION
<p>DRQ 2</p> <p>→ VFO CLOCK</p>		<p>DMA ReQuest from the RC-Circuit channel</p> <p>Variable Frequency Oscillator CLOCK for the display controller for picture phase-lock to the mains</p>




14.05.1981 KØN

<p>Unit</p> <p>MIC50x</p>		
<p>Dwg. No.</p> <p>A25956</p>	<p>Signal List</p>	<p>p. 15 of 15</p>





81.06.04 KΦN 81.06.11 ABP


SIGNAL	DESTINATION	DESCRIPTION
CCLK	p. 2 p. 11	Character CLock
¬, CCLK	p. 10 p. 16	See above
LOAD	p. 2	LOAD of the dot register
¬, LOAD	p. 3	See above
VFO CLOCK	p. 2 p. 3	Variable Frequency Oscillator CLOCK
II INTENSITY		Increased Inverted INTENSITY
.II VIDEO		Increased Inverted Video
INI INTENSITY		Increased Not Inverted INTENSITY
¬, INI VIDEO		Increased Not Inverted VIDEO
¬, N VIDEO		Normal VIDEO



22.6.81KΦN 22.6.81AMS



22.6.81 KΦN 22.6.81AMS



SIGNAL

DESTINATION

DESCRIPTION

X1

p. 1

Video output

Unit

CRT50x


Dwg. No.

A25925




Signal List

p. 3 of 18

22.6.81 KØN 22.6.81 AMS



SIGNAL	DESTINATION	DESCRIPTION
BLOCK	p. 2	BLOCKing of the video signal
DOT BIT 0 ⁻ -3 ⁻	p. 5 p. 9 p. 18	BIT number 0-3 in the video DOT register
DOT BIT 4 ⁻ -7 ⁻	p. 6 p. 9 p. 18	See above
DOT BIT 8 ⁻ -11 ⁻	p. 7 p. 9 p. 18	See above
DOT BIT 12 ⁻ -15 ⁻	p. 8 p. 9 p. 18	See above
INCREASED INTENSITY	p. 2	Causes the video to be shown with INCREASED INTENSITY
INTERMITTENT LIGHT	p. 2	Causes the video to be shown with INTERMITTENT LIGHT
INVERTED PRESENTATION	p. 2	Causes the video to be shown with INVERTED PRESENTATION




22-6.81 KØN 22.6.81 AMS

SIGNAL	DESTINATION	DESCRIPTION

Designed by	Drawn by	D	Office Check
-------------	----------	---	--------------

22.6.81 KΦN 22.6.81 AMS



SIGNAL	DESTINATION	DESCRIPTION

Designed by


Drawn by

C Office Check

Unit
 CRT50x
 Dwg. No.
 A25928

Signal List

p. 6 of 18



22.6.81 KΦN 22.6.81 AMS

SIGNAL

DESTINATION

DESCRIPTION

)
Designed by

Drawn by

D. Office Check

Unit

CRT50x


Signal List

Dwg. No.

A25929

p. 7 of 18

22.6.81 KΦN 22.6.81 AMS



SIGNAL

DESTINATION

DESCRIPTION

Designed by

Drawn by

Dwg. Office Check

Unit

CRT50x


Dwg. No.

A25930

Signal List

p. 8 of 18

22.6.81 KΦN 22.6.81 AMS



SIGNAL

DESTINATION

DESCRIPTION

DOT BIT 0-15

p. 3

BIT number 0-15 from the shadow character generator to the video DOT register.

Unit

CRT50x


Dwg. No.

A25931

Signal List


p. 9 of 18

22.6.81 KØN 22.6.81 AMS




SIGNAL	DESTINATION	DESCRIPTION
CG 0-6	p. 4 p. 5 p. 6 p. 7 p. 8	Character Generator address bit 0-6
CG 7	p. 5 p. 6 p. 7 p. 8	See above
CG 9-10	p. 9	See above
L2 ⁰⁻¹ *	p. 4 p. 5 p. 6 p. 7 p. 8	Line address for the character generator
L2 ³⁻⁴ *	p. 4 p. 17	See above
→ RAM CHARG EN	p. 4	This signal ENables the RAM CHARacter Generator
→ ROM CHARG EN	p. 17	This signal ENables the ROM CHARacter Generator

22.6.81 KØN 22.6.81 AMS



SIGNAL	DESTINATION	DESCRIPTION
→ CS	p. 16	The Chip Select line selects the CRT controller for programming
→ DBP	p. 17	Display Block Port
→ DISP DCP	p. 17	DISPlay Direction Control Port
MB 0 ⁻ -10 ⁻	p. 10	Refresh Memory output Bit 0-10
MB 11 ⁻ -15 ⁻	p. 14	See above




22.6.81 KØN 22.6.81 AMS

SIGNAL	DESTINATION	DESCRIPTION

Designed by	Drawn by	Dr. Dilice Check
-------------	----------	------------------


22.6.81 KΦN 22,6.81 AMS




SIGNAL	DESTINATION	DESCRIPTION

Designed by _____
 Drawn by _____
 D Office Check

22.6.81 KØN 22.6.81 AMS




SIGNAL	DESTINATION	DESCRIPTION
CG 11-15	p. 4	Character Generator address bit 11-15
MA 0*-9*	p. 12 p. 13	Refresh Memory Address bit 0-9
MA 10*	p. 17	See above



22.6.81 KØN 22.6.81 AMS


SIGNAL	DESTINATION	DESCRIPTION
- , DISP INTR		DISPlay INTerRupt
DRQ 0		DMA channel 0 ReQuest
- , 0 EN	p. 17 p. 14	This signal selects the even byte of the pair transferred under the vertical return sweep
LA 0-10	p. 10 p. 14	Load Address 0-10 used for DMA transport
LA 11	p. 10	See above

SIGNAL	DESTINATION	DESCRIPTION
CURSOR	p. 2	This signal indicates CURSOR position
DISP EN	p. 2 p. 15	This signal indicates that the CRT controller is addressing in the visible display area
L2 ⁰⁻³	p. 10	Line address for the character generator
L2 ⁴	p. 2	See above
MA 0-10	p. 14	Refresh Memory Addresses from the CRT controller
MA 11-13		Not used
- WAIT		WAIT for the CPU




22.6.81 KΦN 22.6.81 AMS

SIGNAL	DESTINATION	DESCRIPTION
→ ATTRIBUT WRITE ⁰⁻¹	p. 4	WRITE to the ATTRIBUTE juggler RAM
→ CHAR EN	p. 10	RAM CHARACTER generator ENABLE for the DMA transport
→ CHAR EN 0-1	p. 18	ENABLE the RAM CHARACTER bus drivers
→ CHAR WRITE 0	p. 5 p. 6	WRITE to the RAM CHARACTER generator
→ CHAR WRITE 1	p. 7 p. 8	See above
→ CS 0-3	p. 5 p. 6 p. 7 p. 8	Chip Select for the RAM CHARACTER generator
DACK	p. 10 p. 14	DMA ACKnowledge
→ DISP BLOCK	p. 2	BLOCK of the video
IO R & W	p. 16	Input/Output Read or Write
LA RESET	p. 15	RESET of the Load Address counter
→ REF WRITE 0	p. 12	WRITE to the REFresh RAM
→ REF WRITE 1	p. 13	See above
→ ROM EN	p. 10	ROM character generator ENABLED for the DMA transport
S CHAR WRITE 0-1	p. 9	WRITE to the Shadow CHARACTER generator
TRIGGER	p. 15	TRIGGER for the load address counter



22.6.81 KØN 22.6.81 AMS


SIGNAL	DESTINATION	DESCRIPTION
MB 0-7	p. 11 p. 12	Refresh Memory Bit 0-7
MB 8-15	p. 11 p. 13	See above




22.6.81 KØN 22.6.81 AMS

JOM 800627

KON



KON 800904 800904 JOM



SIGNAL

DESTINATION

DESCRIPTION

→ DTR A

2

Data Terminal Ready to line 1

→ DTR B

3

Data Terminal Ready to line 2

LINE 0-1

RC Circuit LINE I/O

→ RTS A

2

Request To Send to line 1

→ RTS B

3

Request To Send to line 2

TRM DATA

TRansMit DATA to keyboard

TXD A

2

Transmit Data to line 1

TXD B

3

Transmit Data to line 2

KON 19.6.1981

Unit

COI502


Dwg. No.

A25969

Signal List

p. 1 of 3

81.06.24 KQ/N 81.08.04 ABP



- 11-3 - DSR B
- 11-2 - CIB
- 10-3 - DSR A
- 10-2 - CIA
- 4-2 RXD B
- 5-2 - DCD B
- 5-3 - CTS B
- 1-2 - TXC A1
- 2-2 - RXC A1
- 1-3 RXD A
- 4-3 - DCD A
- 2-3 - CTS A

SIGNAL

DESTINATION

DESCRIPTION

→ CI A

1

Calling Indicator from line 1

→ CTS A

1

Clear To Send from line 1

DATA TERM READY A

DATA TERMINAL READY to line 1

→ DCD A

1

Data Carrier Detected from line 1

→ DSR A

1

Data Set Ready from line 1

REQUEST TO SEND A

REQUEST TO SEND to line 1

→ RXC A1

1

Receiver Clock from line 1

→ RXD A

1

Receive Data from line 1

→ TXC A1

1

Transmitter Clock from line 1

→ TXD A

Transmit Data to line 1

KØN 19.6.1981

Unit



COI502

Dwg. No.

A25970

Signal List

p. 2 of 3



810624 AMS
810624 KΦN

SIGNAL

DESTINATION

DESCRIPTION

→ CI B

1

Calling Indicator from line 2

→ CTS B

1

Clear To Send from line 2

DATA TERM READY B

DATA TERMINAL READY to line 2

→ DCD B

1

Data Carrier Detected from line 2

→ DSR B

1

Data Set Ready from line 2

REQUEST TO SEND B

REQUEST TO SEND to line 2

→ RXD B

1

Receive Data from line 2

XMT DATA B

Transmit Data to line 2

KON 19.6.1981

Ume



COI502

Dwg. No.

A25971


Signal List

p. 3 of 3



810624 K ØN 810624 AMS

801216 JØRA 801216 JOM



RGM 502

H13999

CONNECTOR : J1
64 PIN ELCO 8257-096-000-124

PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME
A 1		-12V	B 1			C 1		-12V
A 2		0V	B 2			C 2		0V
A 3		- DISP INTR	B 3			C 3		- VFO CLOCK
A 4		- IO RD	B 4			C 4		- TPVS
A 5		- IO WR	B 5			C 5		25 Hz
A 6			B 6			C 6		
A 7			B 7			C 7		- TC
A 8		BUS 1	B 8			C 8		BUS 0
A 9		BUS 3	B 9			C 9		BUS 2
A 10		BUS 5	B 10			C 10		BUS 4
A 11		BUS 7	B 11			C 11		BUS 6
A 12			B 12			C 12		
A 13		ADD 0	B 13			C 13		ADD 2
A 14		CHAIN	B 14			C 14		CHAIN
A 15			B 15			C 15		
A 16		ADD 4	B 16			C 16		
A 17		- WAIT	B 17			C 17		ADD 3
A 18		ADD 5	B 18			C 18		
A 19		ADD 6	B 19			C 19		
A 20		ADD 7	B 20			C 20		
A 21		- DACK 0	B 21			C 21		
A 22			B 22			C 22		
A 23		DRQ 0	B 23			C 23		
A 24			B 24			C 24		
A 25			B 25			C 25		
A 26			B 26			C 26		
A 27		CLK	B 27			C 27		- RESET
A 28		- HOLDACK	B 28			C 28		
A 29			B 29			C 29		- POWER RESET
A 30		0V	B 30			C 30		0V
A 31		+5V	B 31			C 31		+5V
A 32		+12V	B 32			C 32		+12V

CONNECTOR: Pos. 8 16 PIN DUAL - IN LINE SOCKET		
PIN	GEN. ADR.	SIGNAL NAME
1		- TPVS
2		- N VIDEO
3		I VIDEO
4		- INI VIDEO
5		- TPHS
6		II INTENSITY
7		INE INTENSITY
8		+12V
9		-12V
10		+5V
11		+5V
12		+5V
13		0V
14		0V
15		0V
16		0V

CONNECTOR TO VIDEO CONVERTER

CONNECTOR : J1
64PIN ELCO 8257-096-648-124

PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME
A 1		-12V	B 1			C 1		-12V
A 2		0V	B 2			C 2		0V
A 3		- FD REQ	B 3			C 3		- RESET IN
A 4		- IO RD	B 4			C 4		- EXT AEN
A 5		- IO WR	B 5			C 5		- EXT AD STB
A 6		- MEM RD	B 6			C 6		- DRQ 3
A 7		- MEM WR	B 7			C 7		- IC
A 8		BUS 1	B 8			C 8		BUS 0
A 9		BUS 3	B 9			C 9		BUS 2
A 10		BUS 5	B 10			C 10		BUS 4
A 11		BUS 7	B 11			C 11		BUS 6
A 12		- INT	B 12			C 12		- IORQ BUF
A 13		ADD 0	B 13			C 13		ADD 2
A 14			B 14			C 14		CHAIN 3
A 15		- M1 BUF	B 15			C 15		ADD 1
A 16		ADD 4	B 16			C 16		- RD BUF
A 17		- WAIT	B 17			C 17		ADD 3
A 18		ADD 5	B 18			C 18		ADD 15
A 19		ADD 6	B 19			C 19		ADD 14
A 20		ADD 7	B 20			C 20		ADD 13
A 21		- DACK 1	B 21			C 21		ADD 12
A 22		- DACK 3	B 22			C 22		ADD 11
A 23		- DRQ 1	B 23			C 23		ADD 10
A 24		- WR BUF	B 24			C 24		ADD 9
A 25		- MREQ BUF	B 25			C 25		ADD 8
A 26		- RFSH BUF	B 26			C 26		- NMI
A 27		CLK	B 27			C 27		- RESET
A 28		- HOLD ACK	B 28			C 28		- HALT BUF
A 29		- HOLD	B 29			C 29		9.83 Mhz
A 30		0V	B 30			C 30		0V
A 31		+5V	B 31			C 31		+5V
A 32		+12V	B 32			C 32		+12V

CONNECTOR : J2
64 PIN ELCO 8257-096-648-124


PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME	PIN	GENERATOR ADDRESS	SIGNAL NAME
A 1		-12V	B 1			C 1		-12V
A 2		0V	B 2			C 2		0V
A 3		- DISP INTR	B 3			C 3		- VFO CLOCK
A 4		- IO RD	B 4			C 4		- TPVS
A 5		- IO WR	B 5			C 5		25Hz
A 6		- MEM RD	B 6			C 6		- DRQ 3
A 7		- MEM WR	B 7			C 7		- TC
A 8		BUS 1	B 8			C 8		BUS 0
A 9		BUS 3	B 9			C 9		BUS 2
A 10		BUS 5	B 10			C 10		BUS 4
A 11		BUS 7	B 11			C 11		BUS 6
A 12		- INT	B 12			C 12		- IORQ BUF
A 13		ADD 0	B 13			C 13		ADD 2
A 14		CHAIN 5	B 14			C 14		
A 15		- M1 BUF	B 15			C 15		ADD 1
A 16		ADD 4	B 16			C 16		- RD BUF
A 17		- WAIT	B 17			C 17		ADD 3
A 18		ADD 5	B 18			C 18		ADD 15
A 19		ADD 6	B 19			C 19		ADD 14
A 20		ADD 7	B 20			C 20		ADD 13
A 21		- DACK 0	B 21			C 21		ADD 12
A 22		- DACK 3	B 22			C 22		ADD 11
A 23		DRQ 0	B 23			C 23		ADD 10
A 24		- WR BUF	B 24			C 24		ADD 9
A 25		- MREQ BUF	B 25			C 25		ADD 8
A 26		- RFSH BUF	B 26			C 26		- NMI
A 27		CLK	B 27			C 27		- RESET
A 28		- HOLD ACK	B 28			C 28		DRQ 2
A 29		- DACK 2	B 29			C 29		- POWER RESET
A 30		0V	B 30			C 30		0V
A 31		+5V	B 31			C 31		+5V
A 32		+12V	B 32			C 32		+12V

CONNECTOR : J4 AMP MODU I 280613-2		
PIN	GEN. ADR.	SIGNAL NAME
1		-5V
2		- 25V
3		+12V
4		0V
5		-12V
6		+5V
7		+5V
8		0V
9		0V
10		50 Hz

POWER CONNECTOR TO MIC 50x

CONNECTOR: J9
2 x AMP 2-825433-0

PIN	SIGNAL NAME	PIN	SIGNAL NAME
1	+12V	26	TX DB
2	+12V	27	-, DT RB
3	+12V	28	-, RT SB
4	+5V	29	TX DA
5	+5V	30	-, DT RA
6	+5V	31	-, RT SA
7	+5V	32	TXD KEYBOARD
8	+5V	33	RXD KEYBOARD
9	0V	34	-, TX ENABLE
10	0V	35	DATA OUT 1
11	0V	36	RX DC
12	0V	37	-, CT SA
13	0V	38	-, DC DA
14	0V	39	RX DA
15	0V	40	-, RX CA 1
16	-5V	41	-, TX CA 1
17	-5V	42	-, CT SB
18	-5V	43	-, DC DB
19	-12V	44	RX DB
20	-12V	45	RESET IN
21	-12V	46	-, DSR B
22	+5V	47	-, CI B
23	+5V	48	-, DSR A
24	0V	49	-, CI A
25	0V	50	-, CI A



SEQUENCE DIAGRAM

PN NO	RX CLOC				RX DATA				NEXT LSB = 1	NEXT LSB = 1	NEXT LSB = 0	NEXT LSB = TEST RESULT
	ADDR	MSB	1	2	3	4	5	6				
0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	1	1	1	0
2	0	0	0	1	0	0	0	1	0	1	1	0
3	0	0	0	1	1	0	0	1	0	0	0	0
4	0	0	1	0	0	0	1	1	0	1	1	0
5	0	0	1	0	1	0	0	1	1	0	0	0
6	0	0	1	1	0	0	1	0	0	1	1	0
7	0	0	1	1	1	0	0	1	0	0	0	0
8	0	1	0	0	0	0	1	0	1	1	1	0
9	0	1	0	0	1	0	0	1	0	0	0	0
10	0	1	0	1	0	0	1	0	1	1	1	0
11	0	1	0	1	1	0	0	1	0	0	0	0
12	0	1	0	1	1	0	0	1	1	1	1	0
13	0	1	1	0	1	0	0	1	1	0	0	0
14	0	1	1	1	0	1	0	0	0	1	0	0
15	0	1	1	1	1	0	0	0	0	0	0	0
16	1	0	0	0	0	1	0	0	1	1	1	0
17	1	0	0	0	1	1	0	0	1	1	1	0
18	1	0	0	1	0	1	0	1	0	1	1	0
19	1	0	0	1	1	1	0	0	0	0	0	0
20	1	0	1	0	0	1	0	1	1	1	1	0
21	1	0	1	0	1	1	1	0	0	0	0	0
22	1	0	1	1	0	1	1	0	0	1	1	0
23	1	0	1	1	1	0	1	1	0	0	0	0
24	1	1	0	0	0	1	1	0	1	1	1	0
25	1	1	0	0	1	1	1	0	0	0	0	0
26	1	1	0	1	0	1	1	0	1	1	1	0
27	1	1	0	1	1	0	1	1	0	0	0	0
28	1	1	0	0	1	1	1	0	1	1	1	0
29	1	1	0	1	1	1	1	0	1	1	0	0
30	1	1	1	0	1	1	1	1	0	0	0	0
31	1	1	1	1	0	0	0	0	1	0	0	0


ROA 516

81.08.26 KΦN 81.08.26 ABP

RC 85x

A25961

MAINS POWER WIRING



RETURN LETTER

RC850 Display Terminal
Title: Technical Manual

RCSL No.: 52-AA1054

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

Do you find errors in this manual? If so, specify by page.

How can this manual be improved?

Other comments?

Name: _____ Title: _____

Company: _____

Address: _____

Date: _____

Thank you

..... **Fold here**

..... **Do not tear - Fold here and staple**

Affix
postage
here

 **REGNECENTRALEN**
af 1979

Information Department
Lautrupbjerg 1
DK-2750 Ballerup
Denmark