

---

RCSL No: 44-RT2046

Edition: January 1983

Author: Peter Koch Andersson

---

Title:

CRT504/506 - CRT Controller  
Technical Manual

---

---

**Keywords:**

RC850, CRT504, CRT506, CRT Controller.

---

**Abstract:**

This manual contains all relevant technical information on CRT504 and CRT506. Functionally the controllers are identical.

---

(48 printed pages)

---

Copyright © 1983, A/S Regnecentralen af 1979  
RC Computer A/S

Printed by A/S Regnecentralen af 1979, Copenhagen

Users of this manual are cautioned that the specifications contained herein are subject to change by RC at any time without prior notice. RC is not responsible for typographical or arithmetic errors which may appear in this manual and shall not be responsible for any damages caused by reliance on any of the materials presented.

FOREWORD

First edition: RCSL No 44-RT2023.

Second edition: RCSL No 44-RT2032.

Third edition: RCSL No 44-RT2046.

The third edition is a complete reprint of the second edition, except that the identification number CRT504 has been changed to CRT504/506 throughout the text. The identification number CRT504 on the diagrams, however, has been maintained for practical reasons, yet the diagrams are valid for the CRT506 controller as well.

These changes have been made because the CRT504 and CRT506 controllers are functionally identical and as such they should be covered by one technical manual only.

Peter Koch Andersson  
A/S REGNECENTRALEN af 1979, January 1983



<u>TABLE OF CONTENTS</u>	<u>PAGE</u>
1. DESCRIPTION .....	1
1.1 Refresh Memory .....	1
1.2 Character Font .....	2
1.3 Video Generation .....	2
1.4 DMA .....	3
2. TIMING DIAGRAM .....	4
3. BLOCK DIAGRAM .....	5
4. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION .....	7
5. ATTRIBUTE ROM .....	36
6. CHARACTER ROM's .....	37
7. ASSEMBLY DRAWING .....	38
8. PLUGS .....	39



## 1. DESCRIPTION

1.

CRT504/506 is the interface between MIC50x and the CRT monitor.

CRT504/506 displays continuously the contents of a 2 k x 16 bit refresh memory, which is maintained as a copy of the highest 4 k bytes of main memory (i.e. addresses F000 to FFFF): Every time a byte is written in this area, it is written into the corresponding address of the refresh memory as well. Each pair of addresses in the refresh memory corresponds to a position on the screen.

The first byte plus one bit of the second selects a character in the character font to be displayed. Two bits in the second select a shadow character to be superposed the first. The remaining bits (the attribute selectors) select one out of 32 programdefined combinations of the 8 attributes, which control the display of the character.

### 1.1 Refresh Memory

1.1

The address multiplexer U12, U11, U1 (p11) to the refresh memory is controlled by CCLK. CCLK is low during the last half of the character period, letting the CRT controller read the character for display. During the first CCLK phase however, the refresh memory is addressed with the MIC address lines, making write access possible.

The leading edge of a write to the refresh area is caught in the F.F. U16 (p11), generating a write request, which is synchronized to CCLK in the F.F. U50 (p11) which makes U40 (p11) generate a writepulse beginning after CCLK goes high and ending before CCLK goes low. U40 is reset by U60-6 giving a low pulse before CCLK falls.

During the refresh phase, the refresh memory is addressed by the CRT controller MC6845 and the read data is locked into the buffer register on the rising edge of CCLK.

1.2 Character Font

1.2

The character font consists of three memories: a ROM (U64 and U84 p5), containing predefined dot patterns for 128 or 256 characters, a RAM (M9-24 p6), with space for programming of 256 character patterns and a RAM (U66, 67, 86, 87) with space for the programming of 4 dot patterns, one of which is always superponed the character pattern displayed.

The character font contains 16 x 16 bits for each character pattern or shadow pattern and they are read with 32 bits in parallel (DOT 0-15 and SDOT0-15). The SDOT's and DOT's are "ored" together giving 16 compound dots being parallel loaded into the shifter and the shifted out one dot at the time at a frequency of 32 MHz.

1.3 Video Generation

1.3

The output of the dot shifter is used to select the display of foreground or background. Foreground and background are defined for each character position in the refresh memory by 5 bits. The 5 bits are used to select one out of 32 combinations of 8 attributes stored in the attribute RAM (U48 and U49 p3).

Seven of the attributes are converted into a back- and foreground colour or grey scale value, in the attribute ROM ROB046, U39 p3.

The last attribute bit is used to hide the character by disabling dots for that character.

The three colour signals from the dot selector go to J4 for a colour monitor or to the D/A converter on p1 generating a grey scale video signal for a BW monitor.

1.4 DMA


## 1.4

The character fonts and the attribute RAM are accessed from the MIC board via DMA, controlled by the DMA controller on the MIC board.


The memory to be accessed is selected with an I/O write command to port 20 Hex. This write command clears the load address counter and sets the DMA RUN flipflop U5a p12, which then lets the DRQ EN flip-flop U56 p12 generate a DMA REQ next time DISP EN goes low (during horizontal retrace). The DMA REQ (REQ 0) makes the DMA controller perform two DMA cycles: DRQ EN is reset only after the LA counter (bit 0) is counted up on the trailing edge of DMA ACK, this causes the DMA controller to generate the second DMA cycle. So DMA transfers take place with two bytes every 64 microsecond, always starting with the even byte.

2.

## TIMING DIAGRAM



### 3. BLOCK DIAGRAM





4. LOGIC DIAGRAMS AND FUNCTIONAL DESCRIPTION


4.

The following pages contain logic diagrams for CRT504/506. A functional description is given on the left hand page to the corresponding diagram sheet.

The functional description consists of a schematic listing of all signals generated on the page. A short description and a listing of the diagrams to which the signal is transferred is given for each signal.




Note: All references between individual diagram sheets make use of diagram numbers (lower right corner) and not page numbers.

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,LOAD	p4	parallel load of dot shifter every 16'th VF0 clk, if not block char.
LOAD	p2	Loads dot control register every 16'th VF0 CLK.
-,RESET WRITE	p11	Resets the writepulses to the refresh memory.
CCLK	p9, p11	Goes high in the beginning of each character time.
-,CCLK	p9, p13	
CLKI	p11	Alternates at half the frequency of VF0 clk.
-,HORIZONTAL SYNC	Colour monitor	
HORIZONTAL SYNC	Black & white monitor	
VIDEO	Black & white monitor	Analog video signal.
VERTICAL SYNC	Black & white monitor	
-,VERTICAL SYNC	Colour monitor	



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
Green	Colour monitor	TTL-dot signals.
Red		
Blue		
-, Green	p1	
-, Red	p1	
-, Blue	p1	

4 59-11 X  
4 59-12 , X




81 1221 PKA 820420


CRT504  
R 13341

VIDEO CONTROL


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
ATR 0-6	p3	Output from attribute RAM.
- ,GREEN DOT	p2	Colour of the dots in the character.
- ,RED DOT	p2	
- ,BLUE DOT	p2	
- ,GREEN BG	p2	Colour of the background in the character.
- ,RED BG	p2	
- ,BLUE BG	p2	
U36-3	p3	Blinks the display by forcing the outputs of U39 high.
- ,BLOCK CHAR	p1	Disables dot generation. Only the background is visible in the character.
- ,BLINK	p3	Blink frequency to the attribute ROM.



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-, x	p2	Output of dot shifter. When x active a dot is displayed.



<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT 0-15	p4, p5, p6	Tristate bus for input to dot shifter.  Also accessible from MIC board through U37 and U38.  DOT 0-15 are sourced from the character ROM's U64 and U84 or the character RAM's p6.



PKA 820420  
811221 PKA

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
DOT 0-15	p4, p5	Tristate bus feeding the dot shifter.

8 75-4	CG0
8 75-7	CG1
8 75-9	CG2
8 75-12	CG3
8 65-4	CG4
8 65-7	CG5
8 65-9	CG6
8 75-12	CG7
8 85-4	L0*
8 85-7	L1*
14 14-13	CHAR WRITE1


2114L-1	2114L-1	2114L-1	2114L-1	M 9, 10, 11, 12
5 A0	6 A1	7 A2	4 A3	Q0 14 DOT0
			3 A4	Q1 13 DOT1
			2 A5	Q2 12 DOT2
			1 A6	Q3 11 DOT3
			17 A7	
			16 A8	
			15 A9	
			10 WE	

2114L-1	2114L-1	2114L-1	2114L-1	M 13, 14, 15, 16
CG0 5 A0	CG1 6 A1	CG2 7 A2	CG3 4 A3	Q0 14 DOT4
			CG4 3 A4	Q1 13 DOT5
			CG5 2 A5	Q2 12 DOT6
			CG6 1 A6	Q3 11 DOT7
			CG7 17 A7	
			L0* 16 A8	
			L1* 15 A9	
			10 WE	

2114L-1	2114L-1	2114L-1	2114L-1	M 17, 18, 19, 20
CG0 5 A0	CG1 6 A1	CG2 7 A2	CG3 4 A3	Q0 14 DOT8
			CG4 3 A4	Q1 13 DOT9
			CG5 2 A5	Q2 12 DOT10
			CG6 1 A6	Q3 11 DOT11
			CG7 17 A7	
			L0* 16 A8	
			L1* 15 A9	
			10 WE	

14 14-12 CHAR WRITE1


2114L-1	2114L-1	2114L-1	2114L-1	M 21, 22, 23, 24
CG0 5 A0	CG1 6 A1	CG2 7 A2	CG3 4 A3	Q0 14 DOT12
			CG4 3 A4	Q1 13 DOT13
			CG5 2 A5	Q2 12 DOT14
			CG6 1 A6	Q3 11 DOT15
			CG7 17 A7	
			L0* 16 A8	
			L1* 15 A9	
			10 WE	



8 85-9	L2*
8 85-12	L3*
14 4-6	PAM EN
5 64-17	DOT0
5 64-16	DOT1
5 64-15	DOT2
5 64-14	DOT3
5 64-13	DOT4
5 64-11	DOT5
5 64-10	DOT6
5 64-9	DOT7
5 84-17	DOT8
5 84-16	DOT9
5 84-15	DOT10
5 84-14	DOT11
5 84-13	DOT12
5 84-11	DOT13
5 84-10	DOT14
5 84-9	DOT15


PCB 820420  
81/12/21 PHA

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
SDOT 0-15	p4	Are the dots of the shadow character.





811221 PKA 820421 AGA

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
L0-4*	p5, p6, p7	Used to address the video line number of the character generators.
CG0-7	p5, p6	Addresses a character in the character font (ROM or RAM).
CG 8	p14	Selects character ROM or RAM.
CG 9-10	p7	Selects shadow character.
CG 11-15	p3	Select attributes; CG15 also selects blink frequency.



Signal	Destination	Description
MB 0-15	p9, p10	Databus for refresh memory.
MB 0-15'	p8	Are gated to CG 0-15 during display time.



8112.21 PKA 8222 AGA


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MB 0-15	p9	Databus for Refresh memory.

11 12-4	- MA0*	5 A0	2114L-3	3114L-3	M 1,5
11 13-7	- MA1*	6 A1			
11 13-9	- MA2*	7 A2			
11 12-12	- MA3*	4 A3			
11 11-4	- MA4*	3 A4			
11 11-7	- MA5*	2 A5			
11 11-9	- MA6*	1 A6			
11 11-12	- MA7*	17 A7			
11 1-4	- MA8*	16 A8			
11 1-7	- MA9*	15 A9			
11 24-8	- REFRESHED	10 WE			
			2114L-3	2114L-3	M 2,6
	- MA0*	5 A0			
	- MA1*	6 A1			
	- MA2*	7 A2			
	- MA3*	4 A3			
	- MA4*	3 A4			
	- MA5*	2 A5			
	- MA6*	1 A6			
	- MA7*	17 A7			
	- MA8*	16 A8			
	- MA9*	15 A9			
	10 WE				
			2114L-3	2114L-3	M 3,7
	- MA0*	5 A0			
	- MA1*	6 A1			
	- MA2*	7 A2			
	- MA3*	4 A3			
	- MA4*	3 A4			
	- MA5*	2 A5			
	- MA6*	1 A6			
	- MA7*	17 A7			
	- MA8*	16 A8			
	- MA9*	15 A9			
	10 WE				
			2114L-3	2114L-3	M 4,8
	- MA0*	5 A0			
	- MA1*	6 A1			
	- MA2*	7 A2			
	- MA3*	4 A3			
	- MA4*	3 A4			
	- MA5*	2 A5			
	- MA6*	1 A6			
	- MA7*	17 A7			
	- MA8*	16 A8			
	- MA9*	15 A9			
	10 WE		CS	CS	
11 24-3	- RAMCS0		8	8	
11 24-6	- RAMCS1				
9 55-18	MB0				
9 55-16	MB1				
9 55-14	MB2				
9 55-12	MB3				
9 55-3	MB4				
9 55-5	MB5				
9 55-7	MB6				
9 55-9	MB7				
9 55-18	MB8				
9 55-16	MB9				
9 55-14	MB10				
9 55-12	MB11				
9 55-3	MB12				
9 55-5	MB13				
9 55-7	MB14				
9 55-9	MB15				

PKA 82.2.1 AGA


8/12/21 82.2.1

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,MA 0-10*	p10	Address lines to the refresh memory.
		during first character phase, -,MA 0-10* are derived from the MIC board-addressbus for writing in the refresh RAM, in the second character phase -,MA 0-10* are generated by the MC 6845 address sequencer for refresh of the character on the screen.
-,RAMCS 0-1	p10	Enable signals for refresh mem. controlled by -,MA 10*
-,REF WRITE 0-1	p10	Writepulse to frefresh memory, ADD 0 selects which byte.
ADD0*	p13	Buffered version of DD 0.
-,REFWRITE REQ	p13	The flip-flop is set when a memory write to the highest 4 k is issued by the CPU on the MIC board.
REF WRITE	p11	This pulse is generated if REF WRITE REQ is active, and falls entirely within the first character phase and has a guaranteed minimum duration of 133 nanoseconds.
-,REF WRITE	p11	



PKA 82.2.2


<u>Signal</u>	<u>Destination</u>	<u>Description</u>
-,DISP INTR	MIC board	Active, when Dack 0 and -,Terminal count are active.
-,DMA RUN		Active from -,IOWR20 to -,DISPINTR or -,RESET.
-,DRQ EN		Goes active when -,DMA RUN is low, if LA0 is low, -,ZERO DMAF is high and DISP EN is high. -,DRQ EN is reset by LA0 going high.
DRQ 0	MIC board	is set when DISPEN goes low, -,DRQ EN is active. Drops when one byte is transferred late enough to ensure that another DMA cycle is started.
LA 0-12	p8	Load Address counter for memories accessed by the MIC board via DMA.













811221 PKP 82.2.2 AGA

<u>Signal</u>	<u>Destination</u>	<u>Description</u>
MA 0-10	p11	Output of address sequence controller used for addressing the refresh memory for display.
L 0-3	p8	Video line number within the character line.
L4	p3	
HS	p13	Horizontal synchronization pulse.
VS	p13	Vertical synchronization pulse.
HOR SYNC	p1	Horizontal sync gated with power up flip-flop.
-,VS	p1	
25 Hz	Mic board	Used for timer interrupt.
6 Hz	p3	Used for blink frequencies.
3 Hz	p3	
E Puls	p13	Enable pulse for programming of MC6845.
-,Wait	Micboard	Waitstates are inserted during memwrite in the refresh and programming of MC6845.
DISP EN BUF	p3	Display enable goes inactive during e-beam retrace.
CURSOR BUF	p3	

140-6 CCLK



Signal	Destination	Description
DMA F1	p14	DMA function register.
-,DMA F1	p14	
DMA FO	p14	
-,ZERO DMAF	p12	Active when DMAF(0,1) = 0.
-,CHAR WRITE 0-1	p6	Write signal to character RAM.
-,ATTRIBUT WRITE	p3	Write signal to Attribut RAM.
-,SHADOWWRITE 0-1	p7	Write signal to shadow RAM.
-,CHAR EN 0-1	p5	Enables connection between DOT bus and MIC board data bus.
-,ROM EN	p5	Enables character ROM output.
-,RAM EN	p6	Enables Character RAM.
-,IOWR	p14	-,(10 Read or 10 write).
-,DMA ACS	p12	IOWR issued by DMA controller.
-,DMA WR	p14	Output by DMA.
DACK	p14	
IORD	p13	
-,CRTC COM	p13	10 port e4 addressed.
IOWR 20	p13, p14	10 port 20 addressed for write.
IOWR 2C	p3	
-,IOWR 20	p12	



8/11221 PKA 822.3

## 5. ATTRIBUTE ROM

5.

CURSOR															
Blink on		Blink phase		ADR FB		ADR FB		ADR FB		ADR FB		ADR FB		ADR FB	
				0 3	37	0 2	37	8 0	37	2 8	37	1 0 0	73	1 0 8	73
				0 1	07	0 9	07	2 1	07	2 9	37	1 0 1	71	1 0 9	71
				0 2	77	0 1	37	8 2	14	8 A	77	1 0 2	33	1 0 4	73
				0 3	77	0 B	07	8 3	77	8 B	77	1 0 3	11	1 0 B	71
				0 4	73	0 C	73	8 4	73	8 C	37	1 0 4	37	1 0 C	37
				0 5	71	0 D	71	8 5	71	9 D	37	1 0 5	07	1 0 D	07
				0 6	33	0 1	73	8 6	33	9 1	77	1 0 6	44	1 0 E	37
				0 7	11	0 F	71	8 7	11	8 F	77	1 0 7	77	1 0 F	07
				1 3	67	1 8	67	9 0	67	9 8	77	1 1 0	76	1 1 8	76
				1 1	76	1 9	76	9 1	76	9 9	66	1 1 1	07	1 1 9	64
				1 2	65	1 A	65	9 2	65	9 9	55	1 1 2	56	1 1 A	56
				1 3	64	1 B	64	9 3	64	9 B	44	1 1 3	46	1 1 B	46
				1 4	63	1 C	63	9 4	63	9 C	32	1 1 4	36	1 1 C	36
				1 5	62	1 D	62	9 5	62	9 D	22	1 1 5	26	1 1 D	26
				1 6	61	1 E	61	9 6	61	9 E	11	1 1 6	16	1 1 E	16
				1 7	60	1 F	60	9 7	60	9 F	00	1 1 7	06	1 1 F	06
				2 0	57	2 8	57	A 0	57	H 8	44	1 2 0	75	1 2 8	75
				2 1	56	2 9	56	A 1	56	H 9	60	1 2 1	65	1 2 9	65
				2 2	75	2 A	75	A 2	75	H A	55	1 2 2	57	1 2 A	57
				2 3	54	2 B	54	A 3	54	H B	44	1 2 3	45	1 2 B	45
				2 4	53	2 C	53	H 4	53	H C	32	1 2 4	35	1 2 C	35
				2 5	52	2 D	52	H 5	52	H D	22	1 2 5	25	1 2 D	25
				2 6	51	2 E	51	A 6	51	A E	11	1 2 6	15	1 2 E	15
				2 7	50	2 F	50	A 7	50	H I	00	1 2 7	05	1 2 F	05
				3 0	47	3 8	47	B 0	77	B 8	77	1 3 0	74	1 3 8	74
				3 1	46	3 9	46	B 1	46	B 9	60	1 3 1	64	1 3 9	64
				3 2	45	3 0	45	B 3	45	B 7	55	1 3 2	54	1 3 A	54
				3 3	74	3 L	74	B 3	74	B B	44	1 3 3	47	1 3 B	47
				3 4	43	3 C	43	B 4	43	B C	33	1 3 4	34	1 3 C	34
				3 5	42	3 D	42	B 5	42	B D	22	1 3 5	24	1 3 D	24
				3 6	41	3 E	41	B 6	41	B E	11	1 3 6	14	1 3 E	14
				3 7	40	3 F	40	B 7	40	B F	00	1 3 7	04	1 3 F	04
				4 0	37	4 8	37	C 0	37	C 8	77	1 4 0	73	1 4 8	73
				4 1	36	4 9	36	C 1	36	C 9	66	1 4 1	62	1 4 9	62
				4 2	35	4 H	35	C 2	35	C H	55	1 4 2	53	1 4 A	53
				4 3	34	4 8	34	C 3	34	C B	44	1 4 3	43	1 4 B	43
				4 4	73	4 C	73	C 4	73	C C	33	1 4 4	37	1 4 C	37
				4 5	32	4 D	32	C 5	32	C D	22	1 4 5	23	1 4 D	23
				4 6	31	4 E	31	C 6	31	C E	11	1 4 6	13	1 4 E	13
				4 7	30	4 F	30	C 7	00	C F	03	1 4 7	03	1 4 F	03
				5 0	27	5 8	27	D 0	27	D 8	77	1 5 0	72	1 5 8	72
				5 1	26	5 9	26	D 1	26	D 9	66	1 5 1	62	1 5 9	62
				5 2	25	5 A	25	D 2	25	D A	55	1 5 2	52	1 5 H	52
				5 3	24	5 B	24	D 3	24	D B	44	1 5 3	42	1 5 D	42
				5 4	23	5 C	23	D 4	23	D C	33	1 5 4	32	1 5 4	32
				5 5	72	5 D	72	D 5	72	D D	22	1 5 5	27	1 5 5	27
				5 6	21	5 E	21	D 6	21	D F	11	1 5 6	12	1 5 E	12
				5 7	20	5 F	20	D 7	20	D I	00	1 5 7	02	1 5 F	02
				6 0	17	6 8	17	E 0	17	E 8	77	1 6 0	71	1 6 8	71
				6 1	16	6 9	16	E 1	16	E 9	66	1 6 1	61	1 6 9	61
				6 2	15	6 A	15	E 2	15	E A	55	1 6 2	51	1 6 H	51
				6 3	14	6 B	14	E 3	14	E B	44	1 6 3	41	1 6 B	41
				6 4	13	6 C	13	E 4	13	E C	33	1 6 4	31	1 6 C	31
				6 5	12	6 D	12	E 5	12	E D	22	1 6 5	21	1 6 D	21
				6 6	11	6 E	71	E 6	71	E E	11	1 6 6	17	1 6 E	17
				6 7	10	6 F	10	E 7	10	E F	00	1 6 7	01	1 6 F	01
				7 0	07	7 8	07	F 0	07	F 8	77	1 7 0	70	1 7 8	70
				7 1	06	7 9	06	F 1	06	F 9	66	1 7 1	60	1 7 9	60
				7 2	05	7 A	05	F 2	05	F A	55	1 7 2	50	1 7 A	50
				7 3	04	7 B	04	F 3	04	F B	44	1 7 3	40	1 7 B	40
				7 4	03	7 C	03	F 4	03	F C	33	1 7 4	30	1 7 C	30
				7 5	02	7 D	02	F 5	02	F D	22	1 7 5	20	1 7 D	20
				7 6	01	7 E	01	F 6	01	F E	11	1 7 6	10	1 7 E	10
				7 7	00	7 F	70	F 7	70	F F	00	1 7 7	07	1 7 F	07

output:

0 : White
1 : Yellow
2 : Turquoise
3 : Green
4 : Pink
5 : Red
6 : Blue
7 : Black

Contents of ROB 046 type 74S472

6. CHARACTER ROM's

6.

As character ROM's are used


U64 : ROA416

U84 : ROA417

7.

## ASSEMBLY DRAWING

7.



8. PLUGS

8.

J1 .	pin	A	C
	1		
	2		
	3	-,DISP INTR	-,VFO CLK
	4	-,IORD	-,VS
	5	-,IOWR	25Hz
	6		
	7	-,MEMWR	-,TC
	8	BUS1	BUS0
	9	BUS3	BUS2
	10	BUS5	BUS4
	11	BUS7	BUS6
	12		
	13	ADD0	ADD2
	14	Chain	Chain
	15		ADD1
	16	ADD4	
	17	-,WAIT	ADD3
	18	ADD5	ADD15
	19	ADD6	ADD14
	20	ADD7	ADD13
	21	-,DACK 0	ADD12
	22		ADD11
	23	DRQ 0	ADD10
	24		ADD9
	25		ADD8
	26		
	27	CLK	-,RESET
	28	-,HOLD ACK	
	29		-,POWER RESET
	30		
	31		
	32	+12V	+12V

## J2. pin

- |   |                    |
|---|--------------------|
| 1 | Contrast pot. max  |
| 2 | Contrast pot. top  |
| 3 | Contrast pot. min  |
| 4 | Intensity pot. max |
| 5 | Intensity pot. top |
| 6 | Intensity pot. min |

## J3. BW Monitor connected to CBL

## pin

- |    |                 |
|----|-----------------|
| 1  | GND             |
| 2  | Intensity max   |
| 3  | Intensity min   |
| 4  | Intensity top   |
| 5  | Not used        |
| 6  | Horizontal sync |
| 7  | Not used        |
| 8  | Video           |
| 9  | Vertical sync   |
| 10 | GND             |

## J4. Colour monitor

## pin

- |   |                   |
|---|-------------------|
| 1 |                   |
| 2 | RED               |
| 3 | GREEN             |
| 4 | BLUE              |
| 5 | GND               |
| 6 | GND               |
| 7 | -,Horizontal sync |
| 8 | -,Vertical sync   |

## RETURN LETTER

Title: CRT504/506 - CRT Controller  
Technical Manual

RCSL No.: 44-RT2046

A/S Regnecentralen af 1979/RC Computer A/S maintains a continual effort to improve the quality and usefulness of its publications. To do this effectively we need user feedback, your critical evaluation of this manual.

Please comment on this manual's completeness, accuracy, organization, usability, and readability:

---

---

---

---

Do you find errors in this manual? If so, specify by page.

---

---

---

---

How can this manual be improved?

---

---

---

---

Other comments?

---

---

---

---

Name: \_\_\_\_\_

Title: \_\_\_\_\_

Company: \_\_\_\_\_

Address: \_\_\_\_\_

Date: \_\_\_\_\_

Thank you

..... **Fold here** .....

..... **Do not tear - Fold here and staple** .....

Affix  
postage  
here



Information Department  
Lautrupbjerg 1  
DK-2750 Ballerup  
Denmark