

### LISTING

096-000110-03

### PROGRAM

NOVA 2 LOGIC TEST

### TAPE

095-000141-03

### ABSTRACT

THE NOVA 2 LOGIC TEST IS A MAINTENANCE PROGRAM DESIGNED TO TEST THE NOVA 2 CENTRAL PROCESSING UNIT. IT IS A GATE-BY-GATE TEST OF THE LOGIC USED TO IMPLEMENT THE NOVA 2 INSTRUCTION SET. ALSO INCLUDED IS A MINIMAL LEVEL TEST OF THE CPU I/O AND PROGRAM INTERRUPT.

0001 N2LOG MACRO REV 03.00

12:42:59 06/11/76

10000 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

```

\*\*\*\*\*

NAME: N2LGCTST.SW                      PART NUMBER: 094-000505

DESCRIPTION: NOVA 2 LOGIC TEST

REVISION HISTORY:

| REV. | DATE     |
|------|----------|
| 00   | 07/19/73 |
| 01   | 02/15/74 |
| 02   | 06/07/74 |
| 03   | 06/11/76 |

COPYRIGHT (C) DATA GENERAL CORPORATION, 1973, 1974, 1976  
ALL RIGHTS RESERVED.

\*\*\*\*\*

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

```

NOVA 2 LOGIC TEST

ABSTRACT

THE NOVA 2 LOGIC TEST IS A MAINTENANCE PROGRAM DESIGNED TO TEST THE NOVA 2 CENTRAL PROCESSING UNIT. IT IS A GATE BY GATE TEST OF THE LOGIC USED TO IMPLEMENT THE NOVA 2 INSTRUCTION SET. ALSO INCLUDED IS A MINIMUM LEVEL TEST OF THE CPU I/O INSTRUCTIONS, TELETYPE I/O AND PROGRAM INTERRUPT.

MACHINE REQUIREMENTS

NOVA 2 PROCESSOR  
4K OF READ/WRITE MEMORY  
BASIC I/O TELETYPE INTERFACE

OPERATING PROCEDURE

VERIFY THAT THE NOVA 2 WILL PERFORM ALL CONSOLE FUNCTIONS, I.E. EXAMINE/EXAMINE NEXT DEPOSIT/DEPOSIT NEXT ACIS EXAMINE/DEPOSIT LOAD THE PROGRAM VIA THE BINARY LOADER. SET THE SWITCHES EQUAL TO 500  
PRESS START  
MACHINE SHOULD HALT M/A#501. PRESS CONTINUE  
PROCESSOR SHOULD CONTINUE TO RUN WITHOUT HALTING  
TELETYPE SHOULD STUTTER FOR 60 CHARACTERS  
THE TYPEOUT "PASS" SHOULD OCCUR AND THE TEST SHOULD CONTINUE TO LOOP WITH THE TELETYPE RUNNING AT A SLOWER RATE.

ERROR DESCRIPTION

DETECTED ERRORS WILL BE MANIFESTED BY A PROCESSOR HALT  
RECORD THE STATE OF THE PROCESSOR AND REGISTERS AT THE TIME OF THE HALT. CONSULT THE LISTING AT THE ADDRESS OF THE ERROR HALT FOR PROBABLE CAUSES OF THE FAILURE. CONSTRUCT A LOOP THAT WILL REPEAT THE FAILURE AND SCOPE AS REQUIRED

PROGRAM DESCRIPTION

THIS PROGRAM IS A COLLECTION OF SMALL TESTS, EACH TEST IN SEQUENCE BASED ON PREVIOUS TESTS WORKING AND DESIGNED TO TEST AS SMALL AN ADDITIONAL PIECE OF THE LOGIC AS POSSIBLE.

21

२३

15

55

57

62

00.

01 002201 002201 DIOSE: JAP 6.41

10025 N2LOG

```

01 0025000      ,LOC SRN
02 00500 063077      HALT      ;TD TEST CPU HALT
03      ;DEFINE SKIP TEST MACRO FOR FIRST TEST SERIES
04      ;THIS SERIES WILL VERIFY THAT EACH ALC
05      ;INSTRUCTION WILL NOT SKIP/THEN SKIP UNCONDITIONALLY
06      ,MACRO STES1
07      ;ERR HALT INDICATES EXTRANEIOUS SKIP
08      A11:
09      A2 0,0      ;A2 SHD NOT CAUSE SKIP IR13,14,15=000
10      A2 0,0,SKP      ;A2 SKIP ALWAYS IR13,14,15=001
11      HALT
12      X
13      ,MACRO STES2
14      STES1 A1A A2
15      STES1 A1R A27
16      STES1 A1C A20
17      STES1 A1D A2C
18      STES1 A1F A2L
19      STES1 A1F A2R
20      STES1 A1G A2S
21      X
22
23      STES2 1      COM
24      STES1 1A      COM
25      ;ERR HALT INDICATES EXTRANEIOUS SKIP
26      A1A:
27      COM 0,0      ;COM SHD NOT CAUSE SKIP IR13,14,15=000
28      COM 0,0,SKP      ;COM SKIP ALWAYS IR13,14,15=001
29      HALT
30      STES1 1H      COMZ
31      ;ERR HALT INDICATES EXTRANEIOUS SKIP
32      A1R:
33      COMZ 0,0      ;COMZ SHD NOT CAUSE SKIP IR13,14
34      COMZ 0,0,SKP      ;COMZ SKIP ALWAYS IR13,14,15=001
35      HALT
36      STES1 1C      COMD
37      ;ERR HALT INDICATES EXTRANEIOUS SKIP
38      A1C:
39      COMD 0,0      ;COMD SHD NOT CAUSE SKIP IR13,14
40      COMD 0,0,SKP      ;COMD SKIP ALWAYS IR13,14,15=001
41      HALT
42      STES1 1D      COMC
43      ;ERR HALT INDICATES EXTRANEIOUS SKIP
44      A1D:
45      COMC 0,0      ;COMC SHD NOT CAUSE SKIP IR13,14
46      COMC 0,0,SKP      ;COMC SKIP ALWAYS IR13,14,15=001
47      HALT
48      STES1 1E      COML
49      ;ERR HALT INDICATES EXTRANEIOUS SKIP
50      A1E:
51      COML 0,0      ;COML SHD NOT CAUSE SKIP IR13,14
52      COML 0,0,SKP      ;COML SKIP ALWAYS IR13,14,15=001
53      HALT
54      STES1 1F      COMR
55      ;ERR HALT INDICATES EXTRANEIOUS SKIP
56      A1F:
57      COMR 0,0      ;COMR SHD NOT CAUSE SKIP IR13,14
58      COMR 0,0,SKP      ;COMR SKIP ALWAYS IR13,14,15=001
59      HALT
60      STES1 1G      COMS

```

10025 N2LOG

```

01      ;ERR HALT INDICATES EXTRANEIOUS SKIP
02      A1G:
03      COMS 0,0      ;COMS SHD NOT CAUSE SKIP IR13,14
04      COMS 0,0,SKP      ;COMS SKIP ALWAYS IR13,14,15=001
05      HALT
06      STES2 2      NEG
07      STES1 2A      NEG
08      ;ERR HALT INDICATES EXTRANEIOUS SKIP
09      A2A:
10      NEG 0,0      ;NEG SHD NOT CAUSE SKIP IR13,14,15=000
11      NEG 0,0,SKP      ;NEG SKIP ALWAYS IR13,14,15=001
12      HALT
13      STES1 2H      NEGZ
14      ;ERR HALT INDICATES EXTRANEIOUS SKIP
15      A2R:
16      NEGZ 0,0      ;NEGZ SHD NOT CAUSE SKIP IR13,14
17      NEGZ 0,0,SKP      ;NEGZ SKIP ALWAYS IR13,14,15=001
18      HALT
19      STES1 2C      NEGR
20      ;ERR HALT INDICATES EXTRANEIOUS SKIP
21      A2C:
22      NEGR 0,0      ;NEGR SHD NOT CAUSE SKIP IR13,14
23      NEGR 0,0,SKP      ;NEGR SKIP ALWAYS IR13,14,15=001
24      HALT
25      STES1 2I      NEGC
26      ;ERR HALT INDICATES EXTRANEIOUS SKIP
27      A2D:
28      NEGC 0,0      ;NEGC SHD NOT CAUSE SKIP IR13,14
29      NEGC 0,0,SKP      ;NEGC SKIP ALWAYS IR13,14,15=001
30      HALT
31      STES1 2F      NEGL
32      ;ERR HALT INDICATES EXTRANEIOUS SKIP
33      A2F:
34      NEGL 0,0      ;NEGL SHD NOT CAUSE SKIP IR13,14
35      NEGL 0,0,SKP      ;NEGL SKIP ALWAYS IR13,14,15=001
36      HALT
37      STES1 2K      NEGR
38      ;ERR HALT INDICATES EXTRANEIOUS SKIP
39      A2F:
40      NEGR 0,0      ;NEGR SHD NOT CAUSE SKIP IR13,14
41      NEGR 0,0,SKP      ;NEGR SKIP ALWAYS IR13,14,15=001
42      HALT
43      STES1 2G      NEGS
44      ;ERR HALT INDICATES EXTRANEIOUS SKIP
45      A2G:
46      NEGS 0,0      ;NEGS SHD NOT CAUSE SKIP IR13,14
47      NEGS 0,0,SKP      ;NEGS SKIP ALWAYS IR13,14,15=001
48      HALT
49      STES2 3      MOV
50      STES1 3A      MOV
51      ;ERR HALT INDICATES EXTRANEIOUS SKIP
52      A3A:
53      MOV 0,0      ;MOV SHD NOT CAUSE SKIP IR13,14,15=000
54      MOV 0,0,SKP      ;MOV SKIP ALWAYS IR13,14,15=001
55      HALT
56      STES1 3B      MOVZ
57      ;ERR HALT INDICATES EXTRANEIOUS SKIP
58      A3R:
59      MOVZ 0,0      ;MOVZ SHD NOT CAUSE SKIP IR13,14
60      MOVZ 0,0,SKP      ;MOVZ SKIP ALWAYS IR13,14,15=001

```

0007 N2L0G

```

01 00560 063077 HALT
02 STES1 3C MOVG
03 JERR HALT INDICATES EXTRANEIOUS SKIP
04 A3C:
05 00561 01040 MOVG 0,0 JMOVG SHD NOT CAUSE SKIP IR13,14
06 00562 01041 MOVG 0,0,SKP JMOVG SKIP ALWAYS IR13,14,15=001
07 00563 063077 HALT
08 STES1 3D MOVG
09 JERR HALT INDICATES EXTRANEIOUS SKIP
10 A3D:
11 00564 01040 MOVG 0,0 JMOVG SHD NOT CAUSE SKIP IR13,14
12 00565 01041 MOVG 0,0,SKP JMOVG SKIP ALWAYS IR13,14,15=001
13 00566 063077 HALT
14 STES1 3E MOVG
15 JERR HALT INDICATES EXTRANEIOUS SKIP
16 A3E:
17 00567 01040 MOVG 0,0 JMOVG SHD NOT CAUSE SKIP IR13,14
18 00570 01041 MOVG 0,0,SKP JMOVG SKIP ALWAYS IR13,14,15=001
19 00571 063077 HALT
20 STES1 3F MOVG
21 JERR HALT INDICATES EXTRANEIOUS SKIP
22 A3F:
23 00572 01040 MOVG 0,0 JMOVG SHD NOT CAUSE SKIP IR13,14
24 00573 01041 MOVG 0,0,SKP JMOVG SKIP ALWAYS IR13,14,15=001
25 00574 063077 HALT
26 STES1 3G MOVG
27 JERR HALT INDICATES EXTRANEIOUS SKIP
28 A3G:
29 00575 01040 MOVG 0,0 JMOVG SHD NOT CAUSE SKIP IR13,14
30 00576 01041 MOVG 0,0,SKP JMOVG SKIP ALWAYS IR13,14,15=001
31 00577 063077 HALT
32 STES2 4 INC
33 STES1 4A INC
34 JERR HALT INDICATES EXTRANEIOUS SKIP
35 A4A:
36 00578 01040 INC 0,0 JINC SHD NOT CAUSE SKIP IR13,14,15=000
37 00579 01041 INC 0,0,SKP JINC SKIP ALWAYS IR13,14,15=001
38 00580 063077 HALT
39 STES1 4B INCZ
40 JERR HALT INDICATES EXTRANEIOUS SKIP
41 A4B:
42 00581 01040 INCZ 0,0 JINCZ SHD NOT CAUSE SKIP IR13,14
43 00584 01041 INCZ 0,0,SKP JINCZ SKIP ALWAYS IR13,14,15=001
44 00585 063077 HALT
45 STES1 4C INCO
46 JERR HALT INDICATES EXTRANEIOUS SKIP
47 A4C:
48 00586 01040 INCO 0,0 JINCO SHD NOT CAUSE SKIP IR13,14
49 00587 01041 INCO 0,0,SKP JINCO SKIP ALWAYS IR13,14,15=001
50 00588 063077 HALT
51 STES1 4D INCC
52 JERR HALT INDICATES EXTRANEIOUS SKIP
53 A4D:
54 00589 01040 INCC 0,0 JINCC SHD NOT CAUSE SKIP IR13,14
55 00590 01041 INCC 0,0,SKP JINCC SKIP ALWAYS IR13,14,15=001
56 00591 063077 HALT
57 STES1 4E INCL
58 JERR HALT INDICATES EXTRANEIOUS SKIP
59 A4E:
60 00592 01040 INCL 0,0 JINCL SHD NOT CAUSE SKIP IR13,14

```

0008 N2L0G

```

01 00610 010501 INCL 0,0,SKP JINCL SKIP ALWAYS IR13,14,15=001
02 00610 063077 HALT
03 STES1 4F INCM
04 JERR HALT INDICATES EXTRANEIOUS SKIP
05 A4F:
06 00611 01050 INCM 0,0 JINCM SHD NOT CAUSE SKIP IR13,14
07 00612 01050 INCM 0,0,SKP JINCM SKIP ALWAYS IR13,14,15=001
08 00613 063077 HALT
09 STES1 4G INCS
10 JERR HALT INDICATES EXTRANEIOUS SKIP
11 A4G:
12 00614 01050 INCS 0,0 JINCS SHD NOT CAUSE SKIP IR13,14
13 00615 01050 INCS 0,0,SKP JINCS SKIP ALWAYS IR13,14,15=001
14 00616 063077 HALT
15 STES2 5 ADC
16 STES1 5A ADC
17 JERR HALT INDICATES EXTRANEIOUS SKIP
18 A5A:
19 00617 01050 ADC 0,0 JADC SHD NOT CAUSE SKIP IR13,14,15=000
20 00618 01050 ADC 0,0,SKP JADC SKIP ALWAYS IR13,14,15=001
21 00619 063077 HALT
22 STES1 5B ADCZ
23 JERR HALT INDICATES EXTRANEIOUS SKIP
24 A5B:
25 00620 01050 ADCZ 0,0 JADCZ SHD NOT CAUSE SKIP IR13,14
26 00621 01050 ADCZ 0,0,SKP JADCZ SKIP ALWAYS IR13,14,15=001
27 00622 063077 HALT
28 STES1 5C ADCC
29 JERR HALT INDICATES EXTRANEIOUS SKIP
30 A5C:
31 00623 01050 ADCC 0,0 JADCC SHD NOT CAUSE SKIP IR13,14
32 00624 01050 ADCC 0,0,SKP JADCC SKIP ALWAYS IR13,14,15=001
33 00625 063077 HALT
34 STES1 5D ADCC
35 JERR HALT INDICATES EXTRANEIOUS SKIP
36 A5D:
37 00626 01050 ADCC 0,0 JADCC SHD NOT CAUSE SKIP IR13,14
38 00627 01050 ADCC 0,0,SKP JADCC SKIP ALWAYS IR13,14,15=001
39 00628 063077 HALT
40 STES1 5E ADCL
41 JERR HALT INDICATES EXTRANEIOUS SKIP
42 A5E:
43 00629 01050 ADCL 0,0 JADCL SHD NOT CAUSE SKIP IR13,14
44 00630 01050 ADCL 0,0,SKP JADCL SKIP ALWAYS IR13,14,15=001
45 00631 063077 HALT
46 STES1 5F ADCH
47 JERR HALT INDICATES EXTRANEIOUS SKIP
48 A5F:
49 00632 01050 ADCH 0,0 JADCH SHD NOT CAUSE SKIP IR13,14
50 00633 01050 ADCH 0,0,SKP JADCH SKIP ALWAYS IR13,14,15=001
51 00634 063077 HALT
52 STES1 5G ADCS
53 JERR HALT INDICATES EXTRANEIOUS SKIP
54 A5G:
55 00635 01050 ADCS 0,0 JADCS SHD NOT CAUSE SKIP IR13,14
56 00636 01050 ADCS 0,0,SKP JADCS SKIP ALWAYS IR13,14,15=001
57 00637 063077 HALT
58 STES2 6 SUB
59 STES1 6A SUB
60 JERR HALT INDICATES EXTRANEIOUS SKIP

```

0029 N2LOG

```

01
02 00652 102400 A6A: SUR 0,0 JSUB SHD NOT CAUSE SKIP IR13,14,15=000
03 00653 102401 SUR 0,0,SKP JSUB SKIP ALWAYS IR13,14,15=001
04 00654 063077 HALT
05 STES1 6H SUBZ
06 JERR HALT INDICATES EXTRANEIOUS SKIP
07 A6B:
08 00655 102420 SURZ 0,0 JSUBZ SHD NOT CAUSE SKIP IR13,14
09 00656 102421 SURZ 0,0,SKP JSUBZ SKIP ALWAYS IR13,14,15=001
10 00657 063077 HALT
11 STES1 6C SUBO
12 JERR HALT INDICATES EXTRANEIOUS SKIP
13 A6C:
14 00660 102440 SURO 0,0 JSUBO SHD NOT CAUSE SKIP IR13,14
15 00661 102441 SURO 0,0,SKP JSUBO SKIP ALWAYS IR13,14,15=001
16 00662 063077 HALT
17 STES1 6D SUBC
18 JERR HALT INDICATES EXTRANEIOUS SKIP
19 A6D:
20 00663 102460 SURC 0,0 JSUBC SHD NOT CAUSE SKIP IR13,14
21 00664 102461 SURC 0,0,SKP JSUBC SKIP ALWAYS IR13,14,15=001
22 00665 063077 HALT
23 STES1 6E SUBL
24 JERR HALT INDICATES EXTRANEIOUS SKIP
25 A6E:
26 00666 102500 SURL 0,0 JSUBL SHD NOT CAUSE SKIP IR13,14
27 00667 102501 SURL 0,0,SKP JSUBL SKIP ALWAYS IR13,14,15=001
28 00670 063077 HALT
29 STES1 6F SUBR
30 JERR HALT INDICATES EXTRANEIOUS SKIP
31 A6F:
32 00671 102600 SURR 0,0 JSUBR SHD NOT CAUSE SKIP IR13,14
33 00672 102601 SURR 0,0,SKP JSUBR SKIP ALWAYS IR13,14,15=001
34 00673 063077 HALT
35 STES1 6G SUBS
36 JERR HALT INDICATES EXTRANEIOUS SKIP
37 A6G:
38 00674 102700 SURS 0,0 JSUBS SHD NOT CAUSE SKIP IR13,14
39 00675 102701 SURS 0,0,SKP JSUBS SKIP ALWAYS IR13,14,15=001
40 00676 063077 HALT
41 STES2 7 ADD
42 STES1 7A ADD
43 JERR HALT INDICATES EXTRANEIOUS SKIP
44 A7A:
45 00677 103000 ADD 0,0 JADD SHD NOT CAUSE SKIP IR13,14,15=000
46 00700 103001 ADD 0,0,SKP JADD SKIP ALWAYS IR13,14,15=001
47 00701 063077 HALT
48 STES1 7B ADDZ
49 JERR HALT INDICATES EXTRANEIOUS SKIP
50 A7B:
51 00702 103020 ADDZ 0,0 JADDZ SHD NOT CAUSE SKIP IR13,14
52 00703 103021 ADDZ 0,0,SKP JADDZ SKIP ALWAYS IR13,14,15=001
53 00704 063077 HALT
54 STES1 7C ADDO
55 JERR HALT INDICATES EXTRANEIOUS SKIP
56 A7C:
57 00705 103040 ADDO 0,0 JADDO SHD NOT CAUSE SKIP IR13,14
58 00706 103041 ADDO 0,0,SKP JADDO SKIP ALWAYS IR13,14,15=001
59 00707 063077 HALT
60 STES1 7D ADDC

```

0012 N2LOG

```

01 JERR HALT INDICATES EXTRANEIOUS SKIP
02 A7D:
03 00710 103060 ADDC 0,0 JADDC SHD NOT CAUSE SKIP IR13,14
04 00711 103061 ADDC 0,0,SKP JADDC SKIP ALWAYS IR13,14,15=001
05 00712 063077 HALT
06 STES1 7E ADDL
07 JERR HALT INDICATES EXTRANEIOUS SKIP
08 A7F:
09 00713 103100 ADDL 0,0 JADDL SHD NOT CAUSE SKIP IR13,14
10 00714 103101 ADDL 0,0,SKP JADDL SKIP ALWAYS IR13,14,15=001
11 00715 063077 HALT
12 STES1 7F ADDH
13 JERR HALT INDICATES EXTRANEIOUS SKIP
14 A7F:
15 00716 103200 ADDH 0,0 JADHR SHD NOT CAUSE SKIP IR13,14
16 00717 103201 ADDH 0,0,SKP JADHR SKIP ALWAYS IR13,14,15=001
17 00720 063077 HALT
18 STES1 7G ADDS
19 JERR HALT INDICATES EXTRANEIOUS SKIP
20 A7G:
21 00721 103300 ADDS 0,0 JADDS SHD NOT CAUSE SKIP IR13,14
22 00722 103301 ADDS 0,0,SKP JADDS SKIP ALWAYS IR13,14,15=001
23 00723 063077 HALT
24 STES2 8 AND
25 STES1 8A AND
26 JERR HALT INDICATES EXTRANEIOUS SKIP
27 A8A:
28 00724 103400 AND 0,0 JAND SHD NOT CAUSE SKIP IR13,14,15=000
29 00725 103401 AND 0,0,SKP JAND SKIP ALWAYS IR13,14,15=001
30 00726 063077 HALT
31 STES1 8B ANDZ
32 JERR HALT INDICATES EXTRANEIOUS SKIP
33 A8B:
34 00727 103420 ANDZ 0,0 JANDZ SHD NOT CAUSE SKIP IR13,14
35 00730 103421 ANDZ 0,0,SKP JANDZ SKIP ALWAYS IR13,14,15=001
36 00731 063077 HALT
37 STES1 8C ANDO
38 JERR HALT INDICATES EXTRANEIOUS SKIP
39 A8C:
40 00732 103440 ANDO 0,0 JANDO SHD NOT CAUSE SKIP IR13,14
41 00733 103441 ANDO 0,0,SKP JANDO SKIP ALWAYS IR13,14,15=001
42 00734 063077 HALT
43 STES1 8D ANDC
44 JERR HALT INDICATES EXTRANEIOUS SKIP
45 A8D:
46 00735 103460 ANDC 0,0 JANDC SHD NOT CAUSE SKIP IR13,14
47 00736 103461 ANDC 0,0,SKP JANDC SKIP ALWAYS IR13,14,15=001
48 00737 063077 HALT
49 STES1 8E ANDL
50 JERR HALT INDICATES EXTRANEIOUS SKIP
51 A8E:
52 00740 103500 ANDL 0,0 JANDL SHD NOT CAUSE SKIP IR13,14
53 00741 103501 ANDL 0,0,SKP JANDL SKIP ALWAYS IR13,14,15=001
54 00742 063077 HALT
55 STES1 8F ANDR
56 JERR HALT INDICATES EXTRANEIOUS SKIP
57 A8F:
58 00743 103600 ANDR 0,0 JANDR SHD NOT CAUSE SKIP IR13,14
59 00744 103601 ANDR 0,0,SKP JANDR SKIP ALWAYS IR13,14,15=001
60 00745 063077 HALT

```

0011 N2LOG

```

01          STES1  BG      ANDS
02          JERR HALT INDICATES EXTRANEQUS SKIP
03          ABG:
04 00746 103700      ANDS 0,0      JANDS SHD NOT CAUSE SKIP IR13,14
05 00747 103701      ANDS 0,0,SKP  JANDS SKIP ALWAYS IR13,14,15=001
06 00750 063077      HALT

```

10012 N2LOG

```

01
02
03          JTEST CARRY (CRY FLOP) AND SKIP LOGIC
04
05 00751 102022 A9A:  ADCZ 0,0,SZC  JZC,IR14,NOT IR15
06 00752 063077      HALT          JZERO INPUT TO CARRY FAILED
07
08 00753 102023      ADCZ 0,0,SNC  JSNC NOT SEE CALC,IR15
09 00754 102022      ADC 0,0,SZC   JALSO TEST ZERO HOLD OF CRY
10 00755 063077      HALT          JIF CRY=1 SEE NOT IR12 OR
11          JABOVE FAILURE IF CRY=1 MIGHT BE IN "NOT SCI" NOT IR10
12 00756 102026 A9R:  ADCZ 0,0,SEZ  JCAHRY=0 ZC,IR14,NOT IR15
13 00757 063077      HALT          JINVOLVES SAME GATES AS SZC (?)
14
15 00760 102043      ADCD 0,0,SNC  JTEST FOR TRUE CALC=IR15
16 00761 063077      HALT          J1'S INPUT TO CRY CALC WAS NOT 1
17
18 00762 102042      ADCD 0,0,SZC  JTEST FOR CALC,IR15 FALSE
19 00763 102043      ADC 0,0,SNC   JALSO TEST ONES HOLD OF CRY
20 00764 063077      HALT          JIF CRY=0 SEE NOT IR12
21          JABOVE FAILURE IF CRY=0 MIGHT BE IN "NOT SCI" IR11
22
23 00765 102046 A9C:  ADCD 0,0,SEZ  JAGAIN TEST NOT ZC,IR14,NOT IR15
24 00766 102043      ADC 0,0,SNC   JSAME GATES AS LAST TEST (SZC)
25 00767 063077      HALT          JEXCEPT FOR ZR,IR13
26
27          JCAHRY SHOULD=1 COMING INTO NEXT TEST CHECK
28          JOF TRANSITION TO 0 ON ZC
29 00770 102022 A9D:  ADCZ 0,0,SZC  JSKIP ON ZC,IR14,NOT IR15
30 00771 063077      HALT          JSEE CRY,IR11 THROUGH NOT SCI
31
32 00772 102040      ADCD 0,0      JSET CRY=1
33 00773 102023      ADCZ 0,0,SNC  JTRANSITION CRY TO 0
34 00774 102002      ADC 0,0,SZC   JCHECK 0 REALLY GOT THERE
35 00775 063077      HALT          JCRY=0 IS SNC FAILED
36          JCRY=1 SEE CRY,IR11 IN "NOT SCI" GATES OR ZC,LOAD CARRY
37
38          JCAHRY=0 COMING INTO NEXT TEST CHECK NOT CRY,NOT IR10
39 00776 102023 A9E:  ADCZ 0,0,SNC  JALSO NOT (CRY,IR11)
40 00777 102002      ADC 0,0,SZC   JCRY SHD HAVE STAYED 0
41 01000 063077      HALT          JALSO ZC AND LOAD CARRY USED

```

10013 N2LOG

```

01
02
03
04 01001 102020 A9F:  ADCZ 0,0,  ISET CRY=1
05 01002 102042  ADCO 0,0,SZC  IMAKE IT=1 AGAIN NOT CRY,IR10
06 01003 102003  ADC 0,0,SNC  IDIO 1 REALLY GET TO CRY
07 01004 063077  HALT  IIF CRY=1 SZC FAILED
08  IIF CRY=0 SEE CALC,NOT IR12
09
10 ITEST COMPLIMENT OF CARRY IR11,IR10
11 01005 102020 A9G:  ADCZ 0,0  ISET CRY=0
12 01006 102062  AUCC 0,0,SZC  ITRANS CRY 0 TO 1 (SZC NOT)
13 01007 102003  ADC 0,0,SNC  ICRY SHD=1
14 01010 063077  HALT  ICRY=0 SEE CALC,LOAD CARRY
15  ICARRY=0 SEE NOT SCI
16
17 01011 102040 A9H:  ADCO 0,0  ISET CRY=1
18 01012 102063  AUCC 0,0,SNC  IZC SHD BE TRUE (NOT SNC)
19 01013 102002  ADC 0,0,SZC  ICARRY SHD REALLY=0
20 01014 063077  HALT  ICRY=1 SEE ZC AND LOAD CARRY
21
22 ITEST CARRY NO LOAD IR12=1 TO PREVENT CARRY CHANGE
23
24 01015 102020 A9I:  ADCZ 0,0
25 01016 102052  AOCOM 0,0,SZC  INO LOAD CRY IR12=1
26 01017 102002  ADC 0,0,SZC
27 01022 063077  HALT  ICALC,IR12
28
29 01021 102040 A9J:  ADCO 0,0
30 01022 102033  ADCZM 0,0,SNC  ICRY SHD STAY=1 IR12=1
31 01023 102003  ADC 0,0,SNC
32 01024 063077  HALT  IZC,NOT LOAD CARRY

```

10014 N2LOG

```

01
02
03 ITEST FOR ADC TO SET ACM=MOSTLY 1'S AND SNR TO SKIP
04 ISTART BUILDING INSTRUCTIONS TO CREATE CONSTANTS
05 IVERY LITTLE LOGIC IS VERIFIED YET
06 01025 102005 A20:  ADC 0,0,SNR  IANY RESULT IN ACM SHD CAUSE SKP
07 01026 063077  HALT  IACR ANYTHING BUT 0 IS SNR FAILED
08  IACR NOT=0 SEE IR15 IN SKIP CONTROL AND ZR AND GATES
09  IACR=0 AND MAY=SUH SEE ALU ROM NOT IR7 INPUT
10
11 ISZR SHOULD NOT SKIP WHEN ACM NOT=0
12 01027 102004 A21:  ADC 0,0,SZR  ITEST A2 INDICATES ACM NOT=0
13 01030 102005  ADC 0,0,SNR  IAS RESULT OF AN ADC
14 01031 063077  HALT  ISZR SKIPPED IF ACM NOT=0
15
16 IATTEMPT TO GENERATE AN ALL 0'S CONSTANT VIA ADC+COM
17 IALSO TESTS SZR TO SKIP IN GROSS CASE
18 01032 102000 A22:  ADC 0,0  IADC MAY NOT YET=-1
19 01033 100004  COM 0,0,SZR  IOR COM MAY ALSO FAIL
20  I RESULT DOES NOT=0
21 01034 063077  HALT  IRESULT IN ACM SHOULD HELP TO
22 IISOLATE PROBLEM TO A BIT OR CARRY GATE THROUGH THE ALU
23 IACR=0 IS SZR FAILED TO SKIP IR15=0 IN SKIP LOGIC
24 IIF COM 0,0,-1 THEN COM MAY=MOV OR ADC IR5+IR6
25
26 ITEST ZERO CARRY SKIP FROM COM 0,0
27 01035 102020 A23:  ADCZ 0,0  I0 TO CARRY=1 TO ACM
28 01036 100002  COM 0,0,SZC  ICARRY SHD STILL=0
29 01037 063077  HALT
30
31 ITEST SKIP EITHER ZERO WITH BOTH AC AND CARRY=0
32
33 01040 102020 A24:  ADCZ 0,0
34 01041 100006  COM 0,0,SEZ  IBOTH RESULT AND CARRY=0
35 01042 063077  HALT  ISEZ FAILED BOTH=0
36  ISE IR13,ZH+IR14,ZC,NOT IR15 ((NEG AND) SKIP CONTROL)
37
38 ITEST SKIP EITHER ZERO WITH ACM=0 AND CARRY=1
39
40 01043 102040 A25:  ADCO 0,0
41 01044 100006  COM 0,0,SEZ  IRES=0 BUT CARRY=1
42 01045 063077  HALT  ISEE ZR,IR13,NOT IR15

```

10015 N2LOG

```

01
02      ;THE NEXT SERIES OF TESTS VERIFY
03      ;THAT REFERENCING ONE AC DOES NOT DISTURB THE OTHERS
04      ;MACRO ACITS      JAC ISOLATION TEST#1
05
06      JACI#1:
07          ADC A2,A2
08          COM A2,A2      JSET ACA2 TO 0
09          ADC A3,A3      JSET ACA3 TO -1
10          MOV A2,A2,SZR  JTEST ACA2 TO STILL#0
11          HALT           JAC#3 DESTINATION DISTURBED ACA2
12
13      X
14
15      JACI#00:
16          ADC 0,0
17          COM 0,0 JSET AC0 TO 0
18          ADC 1,1 JSET AC1 TO -1
19          MOV 0,0,SZR  JTEST AC0 TO STILL#0
20          HALT           JAC1 DESTINATION DISTURBED AC0
21          ACITS 01      0      2
22
23      JACI#01:
24          ADC 0,0
25          COM 0,0 JSET AC0 TO 0
26          ADC 2,2 JSET AC2 TO -1
27          MOV 0,0,SZR  JTEST AC0 TO STILL#0
28          HALT           JAC2 DESTINATION DISTURBED AC0
29          ACITS 02      0      3
30
31      JACI#02:
32          ADC 0,0
33          COM 0,0 JSET AC0 TO 0
34          ADC 3,3 JSET AC3 TO -1
35          MOV 0,0,SZR  JTEST AC0 TO STILL#0
36          HALT           JAC3 DESTINATION DISTURBED AC0
37          ACITS 03      1      0
38
39      JACI#03:
40          ADC 1,1
41          COM 1,1 JSET AC1 TO 0
42          ADC 0,0 JSET AC0 TO -1
43          MOV 1,1,SZR  JTEST AC1 TO STILL#0
44          HALT           JAC0 DESTINATION DISTURBED AC1
45          ACITS 04      1      2
46
47      JACI#04:
48          ADC 1,1
49          COM 1,1 JSET AC1 TO 0
50          ADC 2,2 JSET AC2 TO -1
51          MOV 1,1,SZR  JTEST AC1 TO STILL#0
52          HALT           JAC2 DESTINATION DISTURBED AC1
53          ACITS 05      1      3
54
55      JACI#05:
56          ADC 1,1
57          COM 1,1 JSET AC1 TO 0
58          ADC 3,3 JSET AC3 TO -1
59          MOV 1,1,SZR  JTEST AC1 TO STILL#0
60          HALT           JAC3 DESTINATION DISTURBED AC1
61          ACITS 06      2      0
62
63      JACI#06:
64          ADC 2,2
65          COM 2,2 JSET AC2 TO 0
66          ADC 0,0 JSET AC0 TO -1
67          MOV 2,2,SZR  JTEST AC2 TO STILL#0

```

10016 N2LOG

```

01 01110 063077      HALT           JAC0 DESTINATION DISTURBED AC2
02      ACITS 07      2      1
03
04      JACI#07:
05          ADC 2,2
06          COM 2,2 JSET AC2 TO 0
07          ADC 1,1 JSET AC1 TO -1
08          MOV 2,2,SZR  JTEST AC2 TO STILL#0
09          HALT           JAC1 DESTINATION DISTURBED AC2
10          ACITS 08      2      3
11
12      JACI#08:
13          ADC 2,2
14          COM 2,2 JSET AC2 TO 0
15          ADC 3,3 JSET AC3 TO -1
16          MOV 2,2,SZR  JTEST AC2 TO STILL#0
17          HALT           JAC3 DESTINATION DISTURBED AC2
18          ACITS 09      3      0
19
20      JACI#09:
21          ADC 3,3
22          COM 3,3 JSET AC3 TO 0
23          ADC 0,0 JSET AC0 TO -1
24          MOV 3,3,SZR  JTEST AC3 TO STILL#0
25          HALT           JAC0 DESTINATION DISTURBED AC3
26          ACITS 10      3      1
27
28      JACI#10:
29          ADC 3,3
30          COM 3,3 JSET AC3 TO 0
31          ADC 1,1 JSET AC1 TO -1
32          MOV 3,3,SZR  JTEST AC3 TO STILL#0
33          HALT           JAC1 DESTINATION DISTURBED AC3
34          ACITS 11      3      2
35
36      JACI#11:
37          ADC 3,3
38          COM 3,3 JSET AC3 TO 0
39          ADC 2,2 JSET AC2 TO -1
40          MOV 3,3,SZR  JTEST AC3 TO STILL#0
41          HALT           JAC2 DESTINATION DISTURBED AC3

```

00017 N2LOG

```

01
02
03 THE FOLLOWING TESTS INSURE O'S ISOLATION
04 OF AC TO AC
05
06 MACRO ACIT2 O'S ISOLATION TEST
07
08 JACI11:
09   ADC A2,A2   ISET AC2=-1
10   COM A2,A3   ISET O'S TO AC3
11   COM A2,A2,SZR JAC2 SHD STILL=-1
12   HALT        O'S TO AC3 DISTURBED AC2
13
14 X
15 JACI12:
16   ADC O,O   ISET AC0=-1
17   COM O,1   ISET O'S TO AC1
18   COM O,O,SZR JAC0 SHD STILL=-1
19   HALT        O'S TO AC1 DISTURBED AC0
20   ACIT2 12 0 1
21
22 JACI13:
23   ADC O,O   ISET AC0=-1
24   COM O,2   ISET O'S TO AC2
25   COM O,O,SZR JAC0 SHD STILL=-1
26   HALT        O'S TO AC2 DISTURBED AC0
27   ACIT2 13 0 2
28
29 JACI14:
30   ADC O,O   ISET AC0=-1
31   COM O,3   ISET O'S TO AC3
32   COM O,O,SZR JAC0 SHD STILL=-1
33   HALT        O'S TO AC3 DISTURBED AC0
34   ACIT2 14 0 3
35
36 JACI15:
37   ADC 1,1   ISET AC1=-1
38   COM 1,0   ISET O'S TO AC0
39   COM 1,1,SZR JAC1 SHD STILL=-1
40   HALT        O'S TO AC0 DISTURBED AC1
41   ACIT2 15 1 0
42
43 JACI16:
44   ADC 1,1   ISET AC1=-1
45   COM 1,2   ISET O'S TO AC2
46   COM 1,1,SZR JAC1 SHD STILL=-1
47   HALT        O'S TO AC2 DISTURBED AC1
48   ACIT2 16 1 2
49
50 JACI17:
51   ADC 1,1   ISET AC1=-1
52   COM 1,3   ISET O'S TO AC3
53   COM 1,1,SZR JAC1 SHD STILL=-1
54   HALT        O'S TO AC3 DISTURBED AC1
55   ACIT2 17 1 3
56
57 JACI18:
58   ADC 1,1   ISET AC1=-1
59   COM 1,3   ISET O'S TO AC3
60   COM 1,1,SZR JAC1 SHD STILL=-1
61   HALT        O'S TO AC3 DISTURBED AC1
62   ACIT2 18 2 0
63
64 JACI19:
65   ADC 2,2   ISET AC2=-1
66   COM 2,0   ISET O'S TO AC0
67   COM 2,2,SZR JAC2 SHD STILL=-1
68   HALT        O'S TO AC0 DISTURBED AC2
69   ACIT2 19 2 1
70
71 JACI20:
72   ADC 2,2   ISET AC2=-1
73   COM 2,3   ISET O'S TO AC3
74   COM 2,2,SZR JAC2 SHD STILL=-1
75   HALT        O'S TO AC3 DISTURBED AC2
76   ACIT2 20 3 0
77
78 JACI21:
79   ADC 3,3   ISET AC3=-1
80   COM 3,0   ISET O'S TO AC0
81   COM 3,3,SZR JAC3 SHD STILL=-1
82   HALT        O'S TO AC0 DISTURBED AC3
83   ACIT2 21 3 1
84
85 JACI22:
86   ADC 3,3   ISET AC3=-1
87   COM 3,1   ISET O'S TO AC1
88   COM 3,3,SZR JAC3 SHD STILL=-1
89   HALT        O'S TO AC1 DISTURBED AC3
90   ACIT2 22 3 2
91
92 JACI23:
93   ADC 3,3   ISET AC3=-1
94   COM 3,2   ISET O'S TO AC2
95   COM 3,3,SZR JAC3 SHD STILL=-1
96   HALT        O'S TO AC2 DISTURBED AC3
97   ACIT2 23 3 2
98
99
100

```

00018 N2LOG

```

01
02
03 ACIT2 20 2 3
04 JACI20:
05   ADC 2,2   ISET AC2=-1
06   COM 2,3   ISET O'S TO AC3
07   COM 2,2,SZR JAC2 SHD STILL=-1
08   HALT        O'S TO AC3 DISTURBED AC2
09   ACIT2 21 3 0
10
11 JACI21:
12   ADC 3,3   ISET AC3=-1
13   COM 3,0   ISET O'S TO AC0
14   COM 3,3,SZR JAC3 SHD STILL=-1
15   HALT        O'S TO AC0 DISTURBED AC3
16   ACIT2 22 3 1
17
18 JACI22:
19   ADC 3,3   ISET AC3=-1
20   COM 3,1   ISET O'S TO AC1
21   COM 3,3,SZR JAC3 SHD STILL=-1
22   HALT        O'S TO AC1 DISTURBED AC3
23   ACIT2 23 3 2
24
25 JACI23:
26   ADC 3,3   ISET AC3=-1
27   COM 3,2   ISET O'S TO AC2
28   COM 3,3,SZR JAC3 SHD STILL=-1
29   HALT        O'S TO AC2 DISTURBED AC3
30   ACIT2 24 3 2
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

```

10019 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17 01222 102020 A40:  ADCZ 0,0
18 01223 101102  MOVL 0,0,SZC  ;MAKE LEFT SHIFT CRY IN=1
19 01224 101003  MOV 0,0,SNC  ;TEST FOR CRY REALLY=1
20 01225 063077  HALT      ;LEFT SHIFT IR9 FAILED
21
22      ;IF GATE IR8=1 AND CALC IS TRUE TEST WILL ALSO FAIL (SWAP)
23      ;TEST LEFT SHIFT OF A 0 INTO A 1 CRY
24 01226 102040 A41:  AOC0 0,0
25 01227 100103  COML 0,0,SNC  ;CRY INPUT (ZC)
26 01230 101002  MOV 0,0,SZC  ;DID 0 REALLY GET TO CRY
27 01231 063077  HALT      ;LEFT SHIFT (IR9) 0 INTO CRY
28
29

```

10020 N2LOG

```

01
02
03
04 01232 102020 A42:  ADCZ 0,0      ;ACR=1 CRY=0
05 01233 100105  COML 0,0,SNC  ;TEST RESULT LEVELS=0
06 01234 101004  MOV 0,0,SZR  ;AND ACTUAL RESULT=0
07 01235 063077  HALT      ;ACR L SHOULD=0
08
09 01236 102040 A43:  AOC0 0,0
10 01237 100105  COML 0,0,SNC  ;CRY SHOULD=1 TO AC 15
11 01240 063077  HALT      ;IF ACR=0 SEE ALU 15
12
13      ;IF ACR=1 SEE NOT SUM 15 INTO SKIP LOGIC
14      ;IN ABOVE TEST ALU LEVEL INPUT IS NOT SCI (FALSE)
15      ;NOT SUM 15 GUES LOW FOR LEFT SHIFT ALSO
16      ;TEST BIT 15=1 STRAIGHT TRANSFER THROUGH
17 01241 102040 A44:  AOC0 0,0
18 01242 100104  COML 0,0,SZR  ;IN CASE LEVEL NOT SUM 15 FAILS
19 01243 101005  MOV 0,0,SNC  ;ACR=1 RESULT IS NON ZERO
20 01244 063077  HALT
21
22      ;ABOVE FAILURE IS MOST PROBABLY "NOT ALU 15" FALSE WAS TRUE
23      ;FOR "NOT SUM 15" FALSE INTO ZR AND'S IN SKP LOGIC
24
25      ;TEST RIGHT SHIFT LOGIC INTO CRY
26      ;TEST ONES SHIFT INTO A 0 CRY
27      ;TEST OF INB=1 ENABLES RIGHT SHIFT INPUTS
28 01245 102223 A45:  ADCZ0 0,0,SNC  ;TEST INPUT TO CRY=1
29 01246 063077  HALT
30
31      ;IF IN9 AND CALC GATE IS TRUE TEST WILL ALSO FAIL (SWAP)
32
33 01247 102222 A46:  ADCZ0 0,0,SZC  ;INPUT TO CRY=1
34 01250 100003  CUP 0,0,SNC  ;CRY RIGHT SHD STILL=1
35 01251 063077  HALT
36
37      ;TEST RIGHT 0 INPUT TO CRY=1
38
39 01252 102040 A47:  AOC0 0,0
40 01253 100203  COMH 0,0,SNC  ;CRY SHOULD=0
41 01254 100002  COM 0,0,SZC
42 01255 063077  HALT
43
44      ;TEST OF NOT ALU0 INPUT TO ZC AND IR88=1
45

```

10021 N2LOG

```

01
02
03
04 01256 102020 A40: ADCZ 0,0      I(AC0)=1 CRY=0
05 01257 100205 COMR 0,0,SNR    ISHIFT 0'S RIGHT
06 01260 101004 MOV 0,0,SZR    IRESULT SHOULD REMAIN=0
07 01261 063077 HALT          IRIGHT SHIFT ALL 0'S FAILED
08
09 IEXAMINE AC0 TO DETERMINE BITS PICKED SHIFT RIGHT
10 ISHIFT CRY=1 RIGHT INTO BIT 0
11 IALSO TEST BIT 0=1 INTO NOT ZR
12 01262 102040 A49: ADC0 0,0      ICRY=1 AC0=-1
13 01263 100204 COMR 0,0,SZR    IRIGHT SHIFT 0'S CRY=1 TO BIT 0
14 01264 101205 MOVR 0,0,SNR    ITEST RESULT TO REALLY HOLD
15 01265 063077 HALT          IRIGHT SHIFT CRY=1 FAILED
16
17 IABOVE HALT CAN BE NOT SCI INTO NOT SUM 0 (AC0 WILL=0)
18 IOR NOT SUM 0 INTO ZR AND GATES IN SKIP LOGIC (AC0=100000)
19
20 ITEST RIGHT SHIFT OF AC0=0'S INTO AC1
21 ISTART BUILDING DOUBLE REGISTERS FOR TEST USAGE
22
23 01266 102000 A50: ADC 0,0
24 01267 120020 ADCZ 1,1
25 01270 104200 COMR 0,1
26 01271 125004 MOV 1,1,SZR
27 01272 063077 HALT          IRIGHT SHIFT ALL 0'S TO AC1
28
29 ITRANSFER CRY=1 INTO AC1 BIT 0 SHIFT RIGHT
30 A51: ADC 0,0      IAC0=-1
31 COM0 0,1      IAC1=0 CRY=1
32 COMR 0,1      IRIGHT SHIFT NOT(0) TO AC1
33 MOV 1,1,SNR    IRESULT SHD=NOT 0 BIT 0=1
34 01277 063077 HALT          IAC1 SHD=100000
35
36 IABOVE TESTS WERE TO VERIFY TRANSFER OF AC0 TO AC OCCURS
37 IRIGHT SHIFT OR CRY=1 TO BIT 0 WAS PREV. VERIFIED

```

10022 N2LOG

```

01
02
03 IDEFINE MACRO TO TEST SHIFTS OF
04 IA SINGLE ONE BIT INTO THE NEXT POSITION
05 .MACRO SHIFT
06 ITHIS IS A 45 SHIFT TEST OF BIT A2 TO BIT A3
07 IAC0 SHD=04 COMING INTO THE TEST
08 IAS01:
09 MOV05 0,1,SZR    ITEST NOT ALU02 INTO SUM03
10 MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
11 HALT             IRESULT IN AC1 SHD=06
12 MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
13 HALT             ISTRAIGHT TRANSFER BIT A3 FAILED
14 IBIT A3 A5 SHIFT FAILED IF AC1=0 IF=06 B03 INTO ZR AND GATES
15
16 ISETUP NEXT SERIES OF RIGHT SHIFT TESTS
17 A1300 102040 ADC0 0,0
18 A1301 100200 COMR 0,0
19 A1302 101005 MOV 0,0,SNR
20 A1303 063077 HALT          IBIT 0 SETUP FAILED
21
22 SHIFT R00,0,1,100000,R,040000
23 ITHIS IS A 4 SHIFT TEST OF BIT 0 TO BIT 1
24 IAC0 SHD=100000 COMING INTO THE TEST
25 IAS00:
26 MOV0 0,1,SZR    ITEST NOT ALU0 INTO SUM1
27 MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
28 HALT             IRESULT IN AC1 SHD=040000
29 MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
30 HALT             ISTRAIGHT TRANSFER BIT 1 FAILED
31 IBIT 1 4 SHIFT FAILED IF AC1=0 IF=040000 B1 INTO ZR AND GATES
32 SHIFT R01,1,2,040000,R,020000
33 ITHIS IS A 4 SHIFT TEST OF BIT 1 TO BIT 2
34 IAC0 SHD=040000 COMING INTO THE TEST
35 IAS01:
36 MOV0 0,1,SZR    ITEST NOT ALU1 INTO SUM2
37 MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
38 HALT             IRESULT IN AC1 SHD=020000
39 MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
40 HALT             ISTRAIGHT TRANSFER BIT 2 FAILED
41 IBIT 2 4 SHIFT FAILED IF AC1=0 IF=020000 B2 INTO ZR AND GATES
42 SHIFT R02,2,3,020000,R,010000
43 ITHIS IS A 4 SHIFT TEST OF BIT 2 TO BIT 3
44 IAC0 SHD=020000 COMING INTO THE TEST
45 IAS02:
46 MOV0 0,1,SZR    ITEST NOT ALU2 INTO SUM3
47 MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
48 HALT             IRESULT IN AC1 SHD=010000
49 MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
50 HALT             ISTRAIGHT TRANSFER BIT 3 FAILED
51 IBIT 3 4 SHIFT FAILED IF AC1=0 IF=010000 B3 INTO ZR AND GATES
52 SHIFT R03,3,4,010000,R,004000
53 ITHIS IS A 4 SHIFT TEST OF BIT 3 TO BIT 4
54 IAC0 SHD=010000 COMING INTO THE TEST
55 IAS03:
56 MOV0 0,1,SZR    ITEST NOT ALU3 INTO SUM4
57 MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
58 HALT             IRESULT IN AC1 SHD=004000
59 MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
60 HALT             ISTRAIGHT TRANSFER BIT 4 FAILED
61 IBIT 4 4 SHIFT FAILED IF AC1=0 IF=004000 B4 INTO ZR AND GATES

```

0023 N2LOG

```

01          SHIFT R04,4,5,0004000,R,000000
02      JTHIS IS A R SHIFT TEST OF BIT 4 TO BIT 5
03      JACR SHD=0004000 COMING INTO THE TEST
04      JASR04:
05          MOVR 0,1,SZR      JTEST NOT ALU4 INTO SUM5
06          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
07          HALT              JRESULT IN AC1 SHD=0002000
08          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
09          HALT              JSTRAIGHT TRANSFER BIT 5 FAILED
10      JBIT 5 R SHIFT FAILED IF AC1=0 IF=0002000 B5 INTO ZR AND GATES
11          SHIFT R05,5,6,0002000,R,001000
12      JTHIS IS A R SHIFT TEST OF BIT 5 TO BIT 6
13      JACR SHD=0002000 COMING INTO THE TEST
14      JASR05:
15          MOVR 0,1,SZR      JTEST NOT ALU5 INTO SUM6
16          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
17          HALT              JRESULT IN AC1 SHD=0001000
18          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
19          HALT              JSTRAIGHT TRANSFER BIT 6 FAILED
20      JBIT 6 R SHIFT FAILED IF AC1=0 IF=0001000 B6 INTO ZR AND GATES
21          SHIFT R06,6,7,0001000,R,000400
22      JTHIS IS A R SHIFT TEST OF BIT 6 TO BIT 7
23      JACR SHD=0001000 COMING INTO THE TEST
24      JASR06:
25          MOVR 0,1,SZR      JTEST NOT ALU6 INTO SUM7
26          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
27          HALT              JRESULT IN AC1 SHD=0004000
28          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
29          HALT              JSTRAIGHT TRANSFER BIT 7 FAILED
30      JBIT 7 R SHIFT FAILED IF AC1=0 IF=0004000 B7 INTO ZR AND GATES
31          SHIFT R07,7,8,0004000,R,000200
32      JTHIS IS A R SHIFT TEST OF BIT 7 TO BIT 8
33      JACR SHD=0004000 COMING INTO THE TEST
34      JASR07:
35          MOVR 0,1,SZR      JTEST NOT ALU7 INTO SUM8
36          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
37          HALT              JRESULT IN AC1 SHD=0002000
38          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
39          HALT              JSTRAIGHT TRANSFER BIT 8 FAILED
40      JBIT 8 R SHIFT FAILED IF AC1=0 IF=0002000 B8 INTO ZR AND GATES
41          SHIFT R08,8,9,0002000,R,000100
42      JTHIS IS A R SHIFT TEST OF BIT 8 TO BIT 9
43      JACR SHD=0002000 COMING INTO THE TEST
44      JASR08:
45          MOVR 0,1,SZR      JTEST NOT ALU8 INTO SUM9
46          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
47          HALT              JRESULT IN AC1 SHD=0001000
48          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
49          HALT              JSTRAIGHT TRANSFER BIT 9 FAILED
50      JBIT 9 R SHIFT FAILED IF AC1=0 IF=0001000 B9 INTO ZR AND GATES
51          SHIFT R09,9,10,0001000,R,000040
52      JTHIS IS A R SHIFT TEST OF BIT 9 TO BIT 10
53      JACR SHD=0001000 COMING INTO THE TEST
54      JASR09:
55          MOVR 0,1,SZR      JTEST NOT ALU9 INTO SUM10
56          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
57          HALT              JRESULT IN AC1 SHD=0000400
58          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
59          HALT              JSTRAIGHT TRANSFER BIT 10 FAILED
60      JBIT 10 R SHIFT FAILED IF AC1=0 IF=0000400 B10 INTO ZR AND GATE

```

0024 N2LOG

```

01          SHIFT R10,10,11,0000400,R,000020
02      JTHIS IS A R SHIFT TEST OF BIT 10 TO BIT 11
03      JACR SHD=0000400 COMING INTO THE TEST
04      JASR10:
05          MOVR 0,1,SZR      JTEST NOT ALU10 INTO SUM11
06          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
07          HALT              JRESULT IN AC1 SHD=0000200
08          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
09          HALT              JSTRAIGHT TRANSFER BIT 11 FAILED
10      JBIT 11 R SHIFT FAILED IF AC1=0 IF=0000200 B11 INTO ZR AND GATE
11          SHIFT R11,11,12,0000200,R,000010
12      JTHIS IS A R SHIFT TEST OF BIT 11 TO BIT 12
13      JACR SHD=0000200 COMING INTO THE TEST
14      JASR11:
15          MOVR 0,1,SZR      JTEST NOT ALU11 INTO SUM12
16          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
17          HALT              JRESULT IN AC1 SHD=0000100
18          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
19          HALT              JSTRAIGHT TRANSFER BIT 12 FAILED
20      JBIT 12 R SHIFT FAILED IF AC1=0 IF=0000100 B12 INTO ZR AND GATE
21          SHIFT R12,12,13,0000100,R,000004
22      JTHIS IS A R SHIFT TEST OF BIT 12 TO BIT 13
23      JACR SHD=0000100 COMING INTO THE TEST
24      JASR12:
25          MOVR 0,1,SZR      JTEST NOT ALU12 INTO SUM13
26          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
27          HALT              JRESULT IN AC1 SHD=0000040
28          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
29          HALT              JSTRAIGHT TRANSFER BIT 13 FAILED
30      JBIT 13 R SHIFT FAILED IF AC1=0 IF=0000040 B13 INTO ZR AND GATE
31          SHIFT R13,13,14,0000040,R,000002
32      JTHIS IS A R SHIFT TEST OF BIT 13 TO BIT 14
33      JACR SHD=0000040 COMING INTO THE TEST
34      JASR13:
35          MOVR 0,1,SZR      JTEST NOT ALU13 INTO SUM14
36          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
37          HALT              JRESULT IN AC1 SHD=0000020
38          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
39          HALT              JSTRAIGHT TRANSFER BIT 14 FAILED
40      JBIT 14 R SHIFT FAILED IF AC1=0 IF=0000020 B14 INTO ZR AND GATE
41          SHIFT R14,14,15,0000020,R,000001
42      JTHIS IS A R SHIFT TEST OF BIT 14 TO BIT 15
43      JACR SHD=0000020 COMING INTO THE TEST
44      JASR14:
45          MOVR 0,1,SZR      JTEST NOT ALU14 INTO SUM15
46          MOV 1,1,SNR      JSTRAIGHT TRANSFER COULD ALSO FAIL
47          HALT              JRESULT IN AC1 SHD=0000010
48          MOV 1,0,SNR      JMOVE RESULT BACK TO AC0 NXT TST
49          HALT              JSTRAIGHT TRANSFER BIT 15 FAILED
50      JBIT 15 R SHIFT FAILED IF AC1=0 IF=0000010 B15 INTO ZR AND GATE
51
52      JASR15:
53          MOVR 0,1,SNR      JTEST BIT 15=1 R TO CRY
54          MOV 1,1,SZR      JAC1 SHD=015
55          HALT
56          MOV 1,1,SNR      JAND CRY SHD=1
57          HALT

```

## 10025 N2LOG

```

01
02 LEFT SHIFT SINGLE BIT TESTS
03 ISET UP A 1 IN BIT 15
04
05 01424 102040 ADC0 0,0
06 01425 100104 COML 0,0,SNR
07 01426 101005 MOV 0,0,SNR
08 01427 063077 HALT JAC0 SHD=1 SETUP FAILED
09
10 SHIFT L00,15,14,000001,L,000002
11 ITHIS IS A L SHIFT TEST OF BIT 15 TO BIT 14
12 JAC0 SHD=000001 COMING INTO THE TEST
13 JASLP0:
14 01430 105104 MOVL 0,1,SNR ITEST NOT ALU15 INTO SUM14
15 01431 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
16 01432 063077 HALT IRESULT IN AC1 SHD=000002
17 01433 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
18 01434 063077 HALT ISTRAIGHT TRANSFER BIT 14 FAILED
19 IBIT 14 L SHIFT FAILED IF AC1=0 IF=000002 B14 INTO ZR AND GATE
20 SHIFT L01,14,13,000002,L,000004
21 ITHIS IS A L SHIFT TEST OF BIT 14 TO BIT 13
22 JAC0 SHD=000002 COMING INTO THE TEST
23 JASLP1:
24 01435 105104 MOVL 0,1,SNR ITEST NOT ALU14 INTO SUM13
25 01436 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
26 01437 063077 HALT IRESULT IN AC1 SHD=000004
27 01440 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
28 01441 063077 HALT ISTRAIGHT TRANSFER BIT 13 FAILED
29 IBIT 13 L SHIFT FAILED IF AC1=0 IF=000004 B13 INTO ZR AND GATE
30 SHIFT L02,13,12,000004,L,000010
31 ITHIS IS A L SHIFT TEST OF BIT 13 TO BIT 12
32 JAC0 SHD=000004 COMING INTO THE TEST
33 JASLP2:
34 01442 105104 MOVL 0,1,SNR ITEST NOT ALU13 INTO SUM12
35 01443 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
36 01444 063077 HALT IRESULT IN AC1 SHD=000010
37 01445 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
38 01446 063077 HALT ISTRAIGHT TRANSFER BIT 12 FAILED
39 IBIT 12 L SHIFT FAILED IF AC1=0 IF=000010 B12 INTO ZR AND GATE
40 SHIFT L03,12,11,000010,L,000020
41 ITHIS IS A L SHIFT TEST OF BIT 12 TO BIT 11
42 JAC0 SHD=000010 COMING INTO THE TEST
43 JASLP3:
44 01447 105104 MOVL 0,1,SNR ITEST NOT ALU12 INTO SUM11
45 01450 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
46 01451 063077 HALT IRESULT IN AC1 SHD=000020
47 01452 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
48 01453 063077 HALT ISTRAIGHT TRANSFER BIT 11 FAILED
49 IBIT 11 L SHIFT FAILED IF AC1=0 IF=000020 B11 INTO ZR AND GATE
50 SHIFT L04,11,10,000020,L,000040
51 ITHIS IS A L SHIFT TEST OF BIT 11 TO BIT 10
52 JAC0 SHD=000020 COMING INTO THE TEST
53 JASLP4:
54 01454 105104 MOVL 0,1,SNR ITEST NOT ALU11 INTO SUM10
55 01455 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
56 01456 063077 HALT IRESULT IN AC1 SHD=000040
57 01457 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
58 01460 063077 HALT ISTRAIGHT TRANSFER BIT 10 FAILED
59 IBIT 10 L SHIFT FAILED IF AC1=0 IF=000040 B10 INTO ZR AND GATE
60 SHIFT L05,10,09,000040,L,000100

```

## 00026 N2LOG

```

01 ITHIS IS A L SHIFT TEST OF BIT 10 TO BIT 09
02 JAC0 SHD=000040 COMING INTO THE TEST
03 JASLP5:
04 01461 105104 MOVL 0,1,SNR ITEST NOT ALU10 INTO SUM09
05 01462 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
06 01463 063077 HALT IRESULT IN AC1 SHD=000100
07 01464 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
08 01465 063077 HALT ISTRAIGHT TRANSFER BIT 09 FAILED
09 IBIT 09 L SHIFT FAILED IF AC1=0 IF=000100 B09 INTO ZR AND GATE
10 SHIFT L06,09,08,000100,L,000200
11 ITHIS IS A L SHIFT TEST OF BIT 09 TO BIT 08
12 JAC0 SHD=000100 COMING INTO THE TEST
13 JASLP6:
14 01466 105104 MOVL 0,1,SNR ITEST NOT ALU09 INTO SUM08
15 01467 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
16 01470 063077 HALT IRESULT IN AC1 SHD=000200
17 01471 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
18 01472 063077 HALT ISTRAIGHT TRANSFER BIT 08 FAILED
19 IBIT 08 L SHIFT FAILED IF AC1=0 IF=000200 B08 INTO ZR AND GATE
20 SHIFT L07,08,07,000200,L,000400
21 ITHIS IS A L SHIFT TEST OF BIT 08 TO BIT 07
22 JAC0 SHD=000200 COMING INTO THE TEST
23 JASLP7:
24 01473 105104 MOVL 0,1,SNR ITEST NOT ALU08 INTO SUM07
25 01474 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
26 01475 063077 HALT IRESULT IN AC1 SHD=000400
27 01476 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
28 01477 063077 HALT ISTRAIGHT TRANSFER BIT 07 FAILED
29 IBIT 07 L SHIFT FAILED IF AC1=0 IF=000400 B07 INTO ZR AND GATE
30 SHIFT L08,07,06,000400,L,001000
31 ITHIS IS A L SHIFT TEST OF BIT 07 TO BIT 06
32 JAC0 SHD=000400 COMING INTO THE TEST
33 JASLP8:
34 01500 105104 MOVL 0,1,SNR ITEST NOT ALU07 INTO SUM06
35 01501 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
36 01502 063077 HALT IRESULT IN AC1 SHD=001000
37 01503 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
38 01504 063077 HALT ISTRAIGHT TRANSFER BIT 06 FAILED
39 IBIT 06 L SHIFT FAILED IF AC1=0 IF=001000 B06 INTO ZR AND GATE
40 SHIFT L09,06,05,001000,L,002000
41 ITHIS IS A L SHIFT TEST OF BIT 06 TO BIT 05
42 JAC0 SHD=001000 COMING INTO THE TEST
43 JASLP9:
44 01505 105104 MOVL 0,1,SNR ITEST NOT ALU06 INTO SUM05
45 01506 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
46 01507 063077 HALT IRESULT IN AC1 SHD=002000
47 01510 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
48 01511 063077 HALT ISTRAIGHT TRANSFER BIT 05 FAILED
49 IBIT 05 L SHIFT FAILED IF AC1=0 IF=002000 B05 INTO ZR AND GATE
50 SHIFT L10,05,04,002000,L,004000
51 ITHIS IS A L SHIFT TEST OF BIT 05 TO BIT 04
52 JAC0 SHD=002000 COMING INTO THE TEST
53 JASLP10:
54 01512 105104 MOVL 0,1,SNR ITEST NOT ALU05 INTO SUM04
55 01513 125005 MOV 1,1,SNR ISTRAIGHT TRANSFER COULD ALSO FAIL
56 01514 063077 HALT IRESULT IN AC1 SHD=004000
57 01515 121005 MOV 1,0,SNR IMOVE RESULT BACK TO AC0 NXT TST
58 01516 063077 HALT ISTRAIGHT TRANSFER BIT 04 FAILED
59 IBIT 04 L SHIFT FAILED IF AC1=0 IF=004000 B04 INTO ZR AND GATE
60 SHIFT L11,04,03,004000,L,010000

```

0027 N2LOG

```

01      JTHIS IS A L SHIFT TEST OF BIT 04 TO BIT 03
02      JAC0 SHD=004000 COMING INTO THE TEST
03      JASL11:
04      MOVL 0,1,SZR      ITEST NOT ALU04 INTO SUM03
05      MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
06      HALT              IRESULT IN AC1 SHD=010000
07      MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
08      HALT              ISTRAIGHT TRANSFER BIT 03 FAILED
09      IBIT 03 L SHIFT FAILED IF AC1=0 IF=010000 003 INTO ZR AND GATE
10      SHIFT L12,03,02,010000,L,020000
11      JTHIS IS A L SHIFT TEST OF BIT 03 TO BIT 02
12      JAC0 SHD=010000 COMING INTO THE TEST
13      JASL12:
14      MOVL 0,1,SZR      ITEST NOT ALU03 INTO SUM02
15      MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
16      HALT              IRESULT IN AC1 SHD=020000
17      MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
18      HALT              ISTRAIGHT TRANSFER BIT 02 FAILED
19      IBIT 02 L SHIFT FAILED IF AC1=0 IF=020000 002 INTO ZR AND GATE
20      SHIFT L13,02,01,020000,L,040000
21      JTHIS IS A L SHIFT TEST OF BIT 02 TO BIT 01
22      JAC0 SHD=020000 COMING INTO THE TEST
23      JASL13:
24      MOVL 0,1,SZR      ITEST NOT ALU02 INTO SUM01
25      MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
26      HALT              IRESULT IN AC1 SHD=040000
27      MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
28      HALT              ISTRAIGHT TRANSFER BIT 01 FAILED
29      IBIT 01 L SHIFT FAILED IF AC1=0 IF=040000 001 INTO ZR AND GATE
30      SHIFT L14,01,00,040000,L,100000
31      JTHIS IS A L SHIFT TEST OF BIT 01 TO BIT 00
32      JAC0 SHD=040000 COMING INTO THE TEST
33      JASL14:
34      MOVL 0,1,SZR      ITEST NOT ALU01 INTO SUM00
35      MOV 1,1,SNR      ISTRAIGHT TRANSFER COULD ALSO FAIL
36      HALT              IRESULT IN AC1 SHD=100000
37      MOV 1,0,SNR      IMOVE RESULT BACK TO AC0 NXT TST
38      HALT              ISTRAIGHT TRANSFER BIT 00 FAILED
39      IBIT 00 L SHIFT FAILED IF AC1=0 IF=100000 000 INTO ZR AND GATE
40
41      ASL15: MOVL 0,1,SNR      JAC0=100000
42      MOV 1,1,SZR      IRESULT LEFT SHD=015
43      HALT              IPICKED UP EXTRA BITS LEFT
44      MOV 1,1,SNR
45      HALT              ILOST CARRY LAST LEFT SHIFT

```

10028 N2LOG

```

01      ISHIFT A 0 HIT IN FIELD OF ONES
02      IDEFINITION OF MACRO FOR TESTING SAME
03      .MACRO7 SHIFZ
04      JTHIS IS A A5 SHIFT TEST OF NOT BIT A2 TO NOT BIT A3
05      JAS11:
06      MOVD0A5 0,1      JAC0 SHD=A4 COMING INTO TEST
07      COMZAS 0,2,SNR   JAC2 SHD=COM OF A6
08      HALT
09      COM 2,2           JAC2 SHD NOW=AC1
10      ADC 1,2           ITHE ADDITION OF COM SHD=-1
11      COM 2,2,SZR      IAND RESULT SHD=0 ALL SHIFTS OK
12      HALT             IBIT A2 A5 TO BIT A3 FAILED
13      JAC0=A4 ORIGINAL TO A6 IN AC1 AC2 WAS COM OF AC1
14      IPH0RABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
15      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU02 INTO NOT SUM03
16      MOV 1,0          ISET UP NEXT TEST
17
18      X
19      JSFT UP SERIES OF RIGHT SHIFT TESTS
20      JBY SETTING AC0 TO 077777
21      ADC 0,0
22      COM0R 0,0        ISEQUENCE MUST LIKELY TO
23      COM 0,0          ISET AC0=077777
24      COM 0,2,SNR
25      HALT             ISETUP FAILED CRY=0 TO BIT 0
26      MOV 0,1
27      COM 2,2          IRETEST INSTRUCTION
28      ADC 1,2          ICHECK SEQUENCE
29      COM 2,2,SZR      IJUST TO MAKE SURE IT WORKS
30      HALT             ICONPARE 0F AC0=077777 FAILED

```

10029 N2LOG

```

01
02      SHIFZ R16,0,1,077777,R,137777
03      ITHIS IS A R SHIFT TEST OF NOT BIT 0 TO NOT BIT 1
04      IASR16:
05      MOVOR 0,1      JAC0 SHD=077777 COMING INTO TEST
06      COMZR 0,2,SNR  JAC2 SHD=COM OF 137777
07      HALT
08      COM 2,2      JAC2 SHD NOW=AC1
09      ADC 1,2      ITHE ADDITION OF COM SHD=-1
10      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
11      HALT      IBIT 0 R TO BIT 1 FAILED
12      JAC0=077777 ORIGINAL TO 137777 IN AC1 AC2 WAS COM OF AC1
13      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
14      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU0 INTO NOT SUM1
15      MOV 1,0      ISET UP NEXT TEST
16      SHIFZ R17,1,2,137777,R,157777
17      ITHIS IS A R SHIFT TEST OF NOT BIT 1 TO NOT BIT 2
18      IASR17:
19      MOVOR 0,1      JAC0 SHD=137777 COMING INTO TEST
20      COMZR 0,2,SNR  JAC2 SHD=COM OF 157777
21      HALT
22      COM 2,2      JAC2 SHD NOW=AC1
23      ADC 1,2      ITHE ADDITION OF COM SHD=-1
24      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
25      HALT      IBIT 1 R TO BIT 2 FAILED
26      JAC0=137777 ORIGINAL TO 157777 IN AC1 AC2 WAS COM OF AC1
27      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
28      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU1 INTO NOT SUM2
29      MOV 1,0      ISET UP NEXT TEST
30      SHIFZ R18,2,3,157777,R,167777
31      ITHIS IS A R SHIFT TEST OF NOT BIT 2 TO NOT BIT 3
32      IASR18:
33      MOVOR 0,1      JAC0 SHD=157777 COMING INTO TEST
34      COMZR 0,2,SNR  JAC2 SHD=COM OF 167777
35      HALT
36      COM 2,2      JAC2 SHD NOW=AC1
37      ADC 1,2      ITHE ADDITION OF COM SHD=-1
38      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
39      HALT      IBIT 2 R TO BIT 3 FAILED
40      JAC0=157777 ORIGINAL TO 167777 IN AC1 AC2 WAS COM OF AC1
41      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
42      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU2 INTO NOT SUM3
43      MOV 1,0      ISET UP NEXT TEST
44      SHIFZ R19,3,4,167777,R,173777
45      ITHIS IS A R SHIFT TEST OF NOT BIT 3 TO NOT BIT 4
46      IASR19:
47      MOVOR 0,1      JAC0 SHD=167777 COMING INTO TEST
48      COMZR 0,2,SNR  JAC2 SHD=COM OF 173777
49      HALT
50      COM 2,2      JAC2 SHD NOW=AC1
51      ADC 1,2      ITHE ADDITION OF COM SHD=-1
52      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
53      HALT      IBIT 3 R TO BIT 4 FAILED
54      JAC0=167777 ORIGINAL TO 173777 IN AC1 AC2 WAS COM OF AC1
55      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
56      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU3 INTO NOT SUM4
57      MOV 1,0      ISET UP NEXT TEST
58      SHIFZ R20,4,5,173777,R,175777
59      ITHIS IS A R SHIFT TEST OF NOT BIT 4 TO NOT BIT 5
60      IASR20:

```

0030 N2LOG

```

01 01022 105240      MOVOR 0,1      JAC0 SHD=173777 COMING INTO TEST
02 01023 110225      COMZR 0,2,SNR  JAC2 SHD=COM OF 175777
03 01024 063077      HALT
04 01025 150000      COM 2,2      JAC2 SHD NOW=AC1
05 01026 132000      ADC 1,2      ITHE ADDITION OF COM SHD=-1
06 01027 150004      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
07 01030 063077      HALT      IBIT 4 R TO BIT 5 FAILED
08      JAC0=173777 ORIGINAL TO 175777 IN AC1 AC2 WAS COM OF AC1
09      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
10      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU4 INTO NOT SUM5
11      MOV 1,0      ISET UP NEXT TEST
12      SHIFZ R21,5,6,175777,R,176777
13      ITHIS IS A R SHIFT TEST OF NOT BIT 5 TO NOT BIT 6
14      IASR21:
15 01032 105240      MOVOR 0,1      JAC0 SHD=175777 COMING INTO TEST
16 01033 110225      COMZR 0,2,SNR  JAC2 SHD=COM OF 176777
17 01034 063077      HALT
18 01035 150000      COM 2,2      JAC2 SHD NOW=AC1
19 01036 132000      ADC 1,2      ITHE ADDITION OF COM SHD=-1
20 01037 150004      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
21 01040 063077      HALT      IBIT 5 R TO BIT 6 FAILED
22      JAC0=175777 ORIGINAL TO 176777 IN AC1 AC2 WAS COM OF AC1
23      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
24      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU5 INTO NOT SUM6
25      MOV 1,0      ISET UP NEXT TEST
26      SHIFZ R22,6,7,176777,R,177377
27      ITHIS IS A R SHIFT TEST OF NOT BIT 6 TO NOT BIT 7
28      IASR22:
29 01042 105240      MOVOR 0,1      JAC0 SHD=176777 COMING INTO TEST
30 01043 110225      COMZR 0,2,SNR  JAC2 SHD=COM OF 177377
31 01044 063077      HALT
32 01045 150000      COM 2,2      JAC2 SHD NOW=AC1
33 01046 132000      ADC 1,2      ITHE ADDITION OF COM SHD=-1
34 01047 150004      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
35 01050 063077      HALT      IBIT 6 R TO BIT 7 FAILED
36      JAC0=176777 ORIGINAL TO 177377 IN AC1 AC2 WAS COM OF AC1
37      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
38      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU6 INTO NOT SUM7
39      MOV 1,0      ISET UP NEXT TEST
40      SHIFZ R23,7,8,177377,R,177577
41      ITHIS IS A R SHIFT TEST OF NOT BIT 7 TO NOT BIT 8
42      IASR23:
43 01052 105240      MOVOR 0,1      JAC0 SHD=177377 COMING INTO TEST
44 01053 110225      COMZR 0,2,SNR  JAC2 SHD=COM OF 177577
45 01054 063077      HALT
46 01055 150000      COM 2,2      JAC2 SHD NOW=AC1
47 01056 132000      ADC 1,2      ITHE ADDITION OF COM SHD=-1
48 01057 150004      COM 2,2,SZR  JAND RESULT SHD=0 ALL SHIFTS OK
49 01060 063077      HALT      IBIT 7 R TO BIT 8 FAILED
50      JAC0=177377 ORIGINAL TO 177577 IN AC1 AC2 WAS COM OF AC1
51      IPRORABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
52      ITHAS PREVIOUSLY VERIFIED SEE NOT ALU7 INTO NOT SUM8
53      MOV 1,0      ISET UP NEXT TEST
54      SHIFZ R24,8,9,177577,R,177677
55      ITHIS IS A R SHIFT TEST OF NOT BIT 8 TO NOT BIT 9
56      IASR24:
57 01062 105240      MOVOR 0,1      JAC0 SHD=177577 COMING INTO TEST
58 01063 110225      COMZR 0,2,SNR  JAC2 SHD=COM OF 177677
59 01064 063077      HALT
60 01065 150000      COM 2,2      JAC2 SHD NOW=AC1

```

0031 N2LOG

```

01 01666 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
02 01667 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
03 01670 063077      HALT          ;BIT 8 R TO BIT 9 FAILED
04                                     ;AC0=177577 ORIGINAL TO 177677 IN AC1 AC2 WAS COM OF AC1
05                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
06                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU8 INTO NOT SUM9
07 01671 121000      MOV 1,0      ;SET UP NEXT TEST
08                                     SHIFZ R25,9,10,177677,R,177737
09                                     ;THIS IS A R SHIFT TEST OF NOT BIT 9 TO NOT BIT 10
10 ;ASR25:
11 01672 105240      MOVOR 0,1     ;AC0 SHD=177677 COMING INTO TEST
12 01673 110225      COMZR 0,2,SNR ;AC2 SHD=COM OF 177737
13 01674 063077      HALT
14 COM 2,2           ;AC2 SHD NOW=AC1
15 ADC 1,2           ;THE ADDITION OF COM SHD=-1
16 COM 2,2,SZR       ;AND RESULT SHD=0 ALL SHIFTS OK
17 01700 063077      HALT          ;BIT 9 R TO BIT 10 FAILED
18                                     ;AC0=177677 ORIGINAL TO 177737 IN AC1 AC2 WAS COM OF AC1
19                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
20                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU9 INTO NOT SUM10
21 01701 121000      MOV 1,0      ;SET UP NEXT TEST
22                                     SHIFZ R26,10,11,177737,R,177757
23                                     ;THIS IS A R SHIFT TEST OF NOT BIT 10 TO NOT BIT 11
24 ;ASR26:
25 01702 105240      MOVOR 0,1     ;AC0 SHD=177737 COMING INTO TEST
26 01703 110225      COMZR 0,2,SNR ;AC2 SHD=COM OF 177757
27 01704 063077      HALT
28 COM 2,2           ;AC2 SHD NOW=AC1
29 ADC 1,2           ;THE ADDITION OF COM SHD=-1
30 COM 2,2,SZR       ;AND RESULT SHD=0 ALL SHIFTS OK
31 01710 063077      HALT          ;BIT 10 R TO BIT 11 FAILED
32                                     ;AC0=177737 ORIGINAL TO 177757 IN AC1 AC2 WAS COM OF AC1
33                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
34                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU10 INTO NOT SUM11
35 01711 121000      MOV 1,0      ;SET UP NEXT TEST
36                                     SHIFZ R27,11,12,177757,R,177767
37                                     ;THIS IS A R SHIFT TEST OF NOT BIT 11 TO NOT BIT 12
38 ;ASR27:
39 01712 105240      MOVOR 0,1     ;AC0 SHD=177757 COMING INTO TEST
40 01713 110225      COMZR 0,2,SNR ;AC2 SHD=COM OF 177767
41 01714 063077      HALT
42 COM 2,2           ;AC2 SHD NOW=AC1
43 ADC 1,2           ;THE ADDITION OF COM SHD=-1
44 COM 2,2,SZR       ;AND RESULT SHD=0 ALL SHIFTS OK
45 01720 063077      HALT          ;BIT 11 R TO BIT 12 FAILED
46                                     ;AC0=177757 ORIGINAL TO 177767 IN AC1 AC2 WAS COM OF AC1
47                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
48                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU11 INTO NOT SUM12
49 01721 121000      MOV 1,0      ;SET UP NEXT TEST
50                                     SHIFZ R28,12,13,177767,R,177773
51                                     ;THIS IS A R SHIFT TEST OF NOT BIT 12 TO NOT BIT 13
52 ;ASR28:
53 01722 105240      MOVOR 0,1     ;AC0 SHD=177767 COMING INTO TEST
54 01723 110225      COMZR 0,2,SNR ;AC2 SHD=COM OF 177773
55 01724 063077      HALT
56 COM 2,2           ;AC2 SHD NOW=AC1
57 ADC 1,2           ;THE ADDITION OF COM SHD=-1
58 COM 2,2,SZR       ;AND RESULT SHD=0 ALL SHIFTS OK
59 01730 063077      HALT          ;BIT 12 R TO BIT 13 FAILED
60                                     ;AC0=177767 ORIGINAL TO 177773 IN AC1 AC2 WAS COM OF AC1

```

0032 N2LOG

```

01                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
02                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU12 INTO NOT SUM13
03 01731 121000      MOV 1,0      ;SET UP NEXT TEST
04                                     SHIFZ R29,13,14,177773,R,177775
05                                     ;THIS IS A R SHIFT TEST OF NOT BIT 13 TO NOT BIT 14
06 ;ASR29:
07 01732 105240      MOVOR 0,1     ;AC0 SHD=177773 COMING INTO TEST
08 01733 110225      COMZR 0,2,SNR ;AC2 SHD=COM OF 177775
09 01734 063077      HALT
10 COM 2,2           ;AC2 SHD NOW=AC1
11 ADC 1,2           ;THE ADDITION OF COM SHD=-1
12 01737 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
13 01740 063077      HALT          ;BIT 13 R TO BIT 14 FAILED
14                                     ;AC0=177773 ORIGINAL TO 177775 IN AC1 AC2 WAS COM OF AC1
15                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
16                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU13 INTO NOT SUM14
17 01741 121000      MOV 1,0      ;SET UP NEXT TEST
18                                     SHIFZ R30,14,15,177775,R,177776
19                                     ;THIS IS A R SHIFT TEST OF NOT BIT 14 TO NOT BIT 15
20 ;ASR30:
21 01742 105240      MOVOR 0,1     ;AC0 SHD=177775 COMING INTO TEST
22 01743 110225      COMZR 0,2,SNR ;AC2 SHD=COM OF 177776
23 01744 063077      HALT
24 COM 2,2           ;AC2 SHD NOW=AC1
25 01745 132000      ADC 1,2       ;THE ADDITION OF COM SHD=-1
26 01747 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
27 01750 063077      HALT          ;BIT 14 R TO BIT 15 FAILED
28                                     ;AC0=177775 ORIGINAL TO 177776 IN AC1 AC2 WAS COM OF AC1
29                                     ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
30                                     ;WAS PREVIOUSLY VERIFIED SEE NOT ALU14 INTO NOT SUM15
31 01751 121000      MOV 1,0      ;SET UP NEXT TEST
32 ;ASR31:
33 01752 105240      MOVOR 0,1     ;TEST 177776 TO -1
34 01753 130004      COM 1,2,SZR  ;ALSO RETEST ABOVE SEQ
35 01754 063077      HALT          ;AN R16 TO R30 MAY HAVE LOST
36 01755 101002      MOV 0,0,SZC  ;CRY SHD=0 FROM LAST MOVOR
37 01756 063077      HALT
38 ;SETUP SERIES OF LEFT SHIFT TESTS SET AC0=177776
39                                     ADC 0,0      ;AC0=-1
40 01757 102000      COMUL 0,0     ;SHD NOW=-1
41 01760 100142      COM 0,0
42 01761 100000      COM 0,0
43 01762 104224      COMZR 0,1,SZR ;LEFT SHIFT SETUP FAILED
44 01763 063077      HALT
45 01764 125003      MOV 1,1,SNC  ;LEFT SHIFT SETUP FAILED
46 01765 063077      HALT

```

1P33 N2LOG

```

01
02
03
04
05 01766 105140
06 01767 110125
07 01770 063077
08 01771 150000
09 01772 132000
10 01773 150004
11 01774 063077
12
13
14
15 01775 121000
16
17
18
19 01776 105140
20 01777 110125
21 02000 063077
22 02001 150000
23 02002 132000
24 02003 150004
25 02004 063077
26
27
28
29 02005 121000
30
31
32
33 02006 105140
34 02007 110125
35 02010 063077
36 02011 150000
37 02012 132000
38 02013 150004
39 02014 063077
40
41
42
43 02015 121000
44
45
46
47 02016 105140
48 02017 110125
49 02020 063077
50 02021 150000
51 02022 132000
52 02023 150004
53 02024 063077
54
55
56
57 02025 121000
58
59
60

```

LEFT SHIFT SINGLE BIT TESTS

SHIFZ L16,15,14,177776,L,177775

THIS IS A L SHIFT TEST OF NOT BIT 15 TO NOT BIT 14

IASL16:

MOVOL 0,1 IAC0 SHD=177776 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177775

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 15 L TO BIT 14 FAILED

IAC0=177776 ORIGINAL TO 177775 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU15 INTO NOT SUM14

MOV 1,0 ISET UP NEXT TEST

SHIFZ L17,14,13,177775,L,177773

THIS IS A L SHIFT TEST OF NOT BIT 14 TO NOT BIT 13

IASL17:

MOVOL 0,1 IAC0 SHD=177775 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177773

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 14 L TO BIT 13 FAILED

IAC0=177775 ORIGINAL TO 177773 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU14 INTO NOT SUM13

MOV 1,0 ISET UP NEXT TEST

SHIFZ L18,13,12,177773,L,177767

THIS IS A L SHIFT TEST OF NOT BIT 13 TO NOT BIT 12

IASL18:

MOVOL 0,1 IAC0 SHD=177773 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177767

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 13 L TO BIT 12 FAILED

IAC0=177773 ORIGINAL TO 177767 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU13 INTO NOT SUM12

MOV 1,0 ISET UP NEXT TEST

SHIFZ L19,12,11,177767,L,177757

THIS IS A L SHIFT TEST OF NOT BIT 12 TO NOT BIT 11

IASL19:

MOVOL 0,1 IAC0 SHD=177767 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177757

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 12 L TO BIT 11 FAILED

IAC0=177767 ORIGINAL TO 177757 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU12 INTO NOT SUM11

MOV 1,0 ISET UP NEXT TEST

SHIFZ L20,11,10,177757,L,177737

THIS IS A L SHIFT TEST OF NOT BIT 11 TO NOT BIT 10

IASL20:

2P34 N2LOG

```

01 02026 105140
02 02027 110125
03 02030 063077
04 02031 150000
05 02032 132000
06 02033 150004
07 02034 063077
08
09
10
11 02035 121000
12
13
14
15 02036 105140
16 02037 110125
17 02040 063077
18 02041 150000
19 02042 132000
20 02043 150004
21 02044 063077
22
23
24
25 02045 121000
26
27
28
29 02046 105140
30 02047 110125
31 02050 063077
32 02051 150000
33 02052 132000
34 02053 150004
35 02054 063077
36
37
38
39 02055 121000
40
41
42
43 02056 105140
44 02057 110125
45 02060 063077
46 02061 150000
47 02062 132000
48 02063 150004
49 02064 063077
50
51
52
53 02065 121000
54
55
56
57 02066 105140
58 02067 110125
59 02070 063077
60 02071 150000

```

MOVOL 0,1 IAC0 SHD=177757 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177737

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 11 L TO BIT 10 FAILED

IAC0=177757 ORIGINAL TO 177737 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU11 INTO NOT SUM10

MOV 1,0 ISET UP NEXT TEST

SHIFZ L21,10,09,177737,L,177677

THIS IS A L SHIFT TEST OF NOT BIT 10 TO NOT BIT 09

IASL21:

MOVOL 0,1 IAC0 SHD=177737 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177677

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 10 L TO BIT 09 FAILED

IAC0=177737 ORIGINAL TO 177677 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU10 INTO NOT SUM09

MOV 1,0 ISET UP NEXT TEST

SHIFZ L22,09,08,177677,L,177577

THIS IS A L SHIFT TEST OF NOT BIT 09 TO NOT BIT 08

IASL22:

MOVOL 0,1 IAC0 SHD=177677 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177577

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 09 L TO BIT 08 FAILED

IAC0=177677 ORIGINAL TO 177577 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU09 INTO NOT SUM08

MOV 1,0 ISET UP NEXT TEST

SHIFZ L23,08,07,177577,L,177377

THIS IS A L SHIFT TEST OF NOT BIT 08 TO NOT BIT 07

IASL23:

MOVOL 0,1 IAC0 SHD=177577 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 177377

HALT

COM 2,2 IAC2 SHD NOW=AC1

ADC 1,2 ITHE ADDITION OF COM SHD=-1

COM 2,2,SZR IAND RESULT SHD=0 ALL SHIFTS OK

HALT IBIT 08 L TO BIT 07 FAILED

IAC0=177577 ORIGINAL TO 177377 IN AC1 AC2 WAS COM OF AC1

PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT

I WAS PREVIOUSLY VERIFIED SEE NOT ALU08 INTO NOT SUM07

MOV 1,0 ISET UP NEXT TEST

SHIFZ L24,07,06,177377,L,176777

THIS IS A L SHIFT TEST OF NOT BIT 07 TO NOT BIT 06

IASL24:

MOVOL 0,1 IAC0 SHD=177377 COMING INTO TEST

COMZL 0,2,SNR IAC2 SHD=COM OF 176777

HALT

COM 2,2 IAC2 SHD NOW=AC1

0035 N2LOG

```

01 02072 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
02 02073 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
03 02074 063077      HALT      ;BIT 07 L TO BIT 06 FAILED
04                      JAC0=173777 ORIGINAL TO 176777 IN AC1 AC2 WAS COM OF AC1
05                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
06                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP7 INTO NOT SUM06
07 02075 121000      MOV 1,0      ;SET UP NEXT TEST
08                      SHIFZ L25,06,05,176777,L,173777
09                      ;THIS IS A L SHIFT TEST OF NOT BIT 06 TO NOT BIT 05
10                      ;ASL25:
11 02076 105140      MOVOL 0,1      ;AC0 SHD=176777 COMING INTO TEST
12 02077 110125      COMZL 0,2,SNR  ;AC2 SHD=COM OF 175777
13 02100 063077      HALT
14 02101 150000      COM 2,2      ;AC2 SHD NOW=AC1
15 02102 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
16 02103 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
17 02104 063077      HALT      ;BIT 06 L TO BIT 05 FAILED
18                      JAC0=176777 ORIGINAL TO 175777 IN AC1 AC2 WAS COM OF AC1
19                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
20                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP6 INTO NOT SUM05
21 02105 121000      MOV 1,0      ;SET UP NEXT TEST
22                      SHIFZ L26,05,04,175777,L,173777
23                      ;THIS IS A L SHIFT TEST OF NOT BIT 05 TO NOT BIT 04
24                      ;ASL26:
25 02106 105140      MOVOL 0,1      ;AC0 SHD=175777 COMING INTO TEST
26 02107 110125      COMZL 0,2,SNR  ;AC2 SHD=COM OF 173777
27 02110 063077      HALT
28 02111 150000      COM 2,2      ;AC2 SHD NOW=AC1
29 02112 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
30 02113 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
31 02114 063077      HALT      ;BIT 05 L TO BIT 04 FAILED
32                      JAC0=175777 ORIGINAL TO 173777 IN AC1 AC2 WAS COM OF AC1
33                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
34                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP5 INTO NOT SUM04
35 02115 121000      MOV 1,0      ;SET UP NEXT TEST
36                      SHIFZ L27,04,03,173777,L,167777
37                      ;THIS IS A L SHIFT TEST OF NOT BIT 04 TO NOT BIT 03
38                      ;ASL27:
39 02116 105140      MOVOL 0,1      ;AC0 SHD=173777 COMING INTO TEST
40 02117 110125      COMZL 0,2,SNR  ;AC2 SHD=COM OF 167777
41 02120 063077      HALT
42 02121 150000      COM 2,2      ;AC2 SHD NOW=AC1
43 02122 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
44 02123 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
45 02124 063077      HALT      ;BIT 04 L TO BIT 03 FAILED
46                      JAC0=173777 ORIGINAL TO 167777 IN AC1 AC2 WAS COM OF AC1
47                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
48                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP4 INTO NOT SUM03
49 02125 121000      MOV 1,0      ;SET UP NEXT TEST
50                      SHIFZ L28,03,02,167777,L,157777
51                      ;THIS IS A L SHIFT TEST OF NOT BIT 03 TO NOT BIT 02
52                      ;ASL28:
53 02126 105140      MOVOL 0,1      ;AC0 SHD=167777 COMING INTO TEST
54 02127 110125      COMZL 0,2,SNR  ;AC2 SHD=COM OF 157777
55 02130 063077      HALT
56 02131 150000      COM 2,2      ;AC2 SHD NOW=AC1
57 02132 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
58 02133 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
59 02134 063077      HALT      ;BIT 03 L TO BIT 02 FAILED
60                      JAC0=167777 ORIGINAL TO 157777 IN AC1 AC2 WAS COM OF AC1

```

0036 N2LOG

```

01                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
02                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP3 INTO NOT SUM02
03 02135 121000      MOV 1,0      ;SET UP NEXT TEST
04                      SHIFZ L29,02,01,157777,L,137777
05                      ;THIS IS A L SHIFT TEST OF NOT BIT 02 TO NOT BIT 01
06                      ;ASL29:
07 02136 105140      MOVOL 0,1      ;AC0 SHD=157777 COMING INTO TEST
08 02137 110125      COMZL 0,2,SNR  ;AC2 SHD=COM OF 137777
09 02140 063077      HALT
10 02141 150000      COM 2,2      ;AC2 SHD NOW=AC1
11 02142 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
12 02143 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
13 02144 063077      HALT      ;BIT 02 L TO BIT 01 FAILED
14                      JAC0=157777 ORIGINAL TO 137777 IN AC1 AC2 WAS COM OF AC1
15                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
16                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP2 INTO NOT SUM01
17 02145 121000      MOV 1,0      ;SET UP NEXT TEST
18                      SHIFZ L30,01,00,137777,L,077777
19                      ;THIS IS A L SHIFT TEST OF NOT BIT 01 TO NOT BIT 00
20                      ;ASL30:
21 02146 105140      MOVOL 0,1      ;AC0 SHD=137777 COMING INTO TEST
22 02147 110125      COMZL 0,2,SNR  ;AC2 SHD=COM OF 077777
23 02150 063077      HALT
24 02151 150000      COM 2,2      ;AC2 SHD NOW=AC1
25 02152 132000      ADC 1,2      ;THE ADDITION OF COM SHD=-1
26 02153 150004      COM 2,2,SZR  ;AND RESULT SHD=0 ALL SHIFTS OK
27 02154 063077      HALT      ;BIT 01 L TO BIT 00 FAILED
28                      JAC0=137777 ORIGINAL TO 077777 IN AC1 AC2 WAS COM OF AC1
29                      ;PROBABILITY OF SHIFT FAILURE TO AC2 IS LOW AS ONES SHIFT
30                      ;WAS PREVIOUSLY VERIFIED SEE NOT ALUP1 INTO NOT SUM00
31 02155 121000      MOV 1,0      ;SET UP NEXT TEST
32                      ;IF AC0 DOES NOT=077777 HERE SOME L16 TO L30 FAILED
33 02156 105140      MOVOL 0,1      ;SHD RESULT IN AC1=-1
34 02157 130004      COM 1,2,SZR  ;TEST FOR AC2 RESULT=0
35 02160 063077      HALT      ;COULD HAVE FAILED L16 TO L30
36 02161 151002      MOV 2,2,SZC  ;CRY SHD=0 FROM BIT 0
37 02162 063077      HALT      ;BIT 0 TO CRY FAILED
38
39
40

```

10037 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

```

;SINGLE BIT ADD WITHOUT CARRY TESTS  
 ;DEFINE MACRO ENCOMPASSING SOURCE OR DEST=NON ZERO  
 ;MACRO ADDT1  
 ;TEST ADD INSTRUCTION NO CARRY WHEN A1 IS NON ZERO  
 ;A2 IS EQUAL TO D-RESULT SHD BE SAME AS MOVE  
 ;ACR#A3 COMING INTO THE TEST  
 ;ANCP#1:  
 MOV R,A4 ;SET UP A1 AC#4  
 ADC A5,A5  
 COM A5,A5 ;SET AC#5 A2#0  
 ADD 1,2 ;PERFORM ADD WITH NO CARRIES  
 MOV 2,3 ;THE A1 AC WAS NON ZERO  
 ADC 0,3 ;AC3 SHD NOW=-1  
 COM 3,3,SZR ;WITH COM#0  
 HALT ;ADD WITHOUT CARRY FAILED  
 MOVZL 0,0 ;SET UP NEXT TEST  
 ;AC2 SHD#A3 AS A RESULT OF ABOVE TEST  
 ;  
 ;TEST ADD OF ALL P'S TO GENERATE NO CARRIES  
 ;ANCP#:  
 ADC 0,0  
 COM 0,0 ;SETS ACR#0  
 ADD 0,0,SZR ;RESULT OF ADD SHD STILL#0  
 HALT ;ADD 0#0 GENERATED A CARRY  
 MOV 0,0,SZC ;ABOVE ADD SHD LVE CRY#0  
 HALT ;INTO CRY SEE CARRY OUT  
 ;SET UP ACP TO#+1 FOR FIRST TEST  
 ADC 0,0  
 COMOL 0,0,SNR  
 HALT ;SETUP FAILED

10038 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

;ADDT1 SRC,DEST,1,1,2,Z,A1  
 ;TEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO  
 ;DEST IS EQUAL TO D-RESULT SHD BE SAME AS MOVE  
 ;ACR#1 COMING INTO THE TEST  
 ;ANCP#1:  
 MOV 0,1 ;SET UP SRC AC1  
 ADC 2,2  
 COM 2,2 ;SET AC2 DEST#0  
 ADD 1,2 ;PERFORM ADD WITH NO CARRIES  
 MOV 2,3 ;THE SRC AC WAS NON ZERO  
 ADC 0,3 ;AC3 SHD NOW=-1  
 COM 3,3,SZR ;WITH COM#0  
 HALT ;ADD WITHOUT CARRY FAILED  
 MOVZL 0,0 ;SET UP NEXT TEST  
 ;AC2 SHD#1 AS A RESULT OF ABOVE TEST  
 ;ADDT1 SRC,DEST,2,1,2,Z,A2  
 ;TEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO  
 ;DEST IS EQUAL TO D-RESULT SHD BE SAME AS MOVE  
 ;ACR#2 COMING INTO THE TEST  
 ;ANCP#2:  
 MOV 0,1 ;SET UP SRC AC1  
 ADC 2,2  
 COM 2,2 ;SET AC2 DEST#0  
 ADD 1,2 ;PERFORM ADD WITH NO CARRIES  
 MOV 2,3 ;THE SRC AC WAS NON ZERO  
 ADC 0,3 ;AC3 SHD NOW=-1  
 COM 3,3,SZR ;WITH COM#0  
 HALT ;ADD WITHOUT CARRY FAILED  
 MOVZL 0,0 ;SET UP NEXT TEST  
 ;AC2 SHD#2 AS A RESULT OF ABOVE TEST  
 ;ADDT1 SRC,DEST,4,1,2,Z,A3  
 ;TEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO  
 ;DEST IS EQUAL TO D-RESULT SHD BE SAME AS MOVE  
 ;ACR#4 COMING INTO THE TEST  
 ;ANCP#3:  
 MOV 0,1 ;SET UP SRC AC1  
 ADC 2,2  
 COM 2,2 ;SET AC2 DEST#0  
 ADD 1,2 ;PERFORM ADD WITH NO CARRIES  
 MOV 2,3 ;THE SRC AC WAS NON ZERO  
 ADC 0,3 ;AC3 SHD NOW=-1  
 COM 3,3,SZR ;WITH COM#0  
 HALT ;ADD WITHOUT CARRY FAILED  
 MOVZL 0,0 ;SET UP NEXT TEST  
 ;AC2 SHD#4 AS A RESULT OF ABOVE TEST  
 ;ADDT1 SRC,DEST,10,1,2,Z,A4  
 ;TEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO  
 ;DEST IS EQUAL TO D-RESULT SHD BE SAME AS MOVE  
 ;ACR#10 COMING INTO THE TEST  
 ;ANCP#4:  
 MOV 0,1 ;SET UP SRC AC1  
 ADC 2,2  
 COM 2,2 ;SET AC2 DEST#0  
 ADD 1,2 ;PERFORM ADD WITH NO CARRIES  
 MOV 2,3 ;THE SRC AC WAS NON ZERO  
 ADC 0,3 ;AC3 SHD NOW=-1  
 COM 3,3,SZR ;WITH COM#0  
 HALT ;ADD WITHOUT CARRY FAILED  
 MOVZL 0,0 ;SET UP NEXT TEST

0039 N2LOG

```

01 JAC2 SHD=10 AS A RESULT OF ABOVE TEST
02 ADDT1 SRC,DEST,20,1,2,Z,05
03 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
04 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
05 JAC0=20 COMING INTO THE TEST
06 JANC05:
07 MOV 0,1 JSET UP SRC AC1
08 ADC 2,2
09 COM 2,2 JSET AC2 DEST=0
10 ADD 1,2 JPERFORM ADD WITH NO CARRIES
11 MOV 2,3 JTHE SRC AC WAS NON ZERO
12 ADC 0,3 JAC3 SHD NOW=-1
13 COM 3,3,SZR JWITH COM=0
14 HALT JADD WITHOUT CARRY FAILED
15 MOVZL 0,0 JSET UP NEXT TEST
16 JAC2 SHD=20 AS A RESULT OF ABOVE TEST
17 ADDT1 SRC,DEST,40,1,2,Z,06
18 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
19 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
20 JAC0=40 COMING INTO THE TEST
21 JANC06:
22 MOV 0,1 JSET UP SRC AC1
23 ADC 2,2
24 COM 2,2 JSET AC2 DEST=0
25 ADD 1,2 JPERFORM ADD WITH NO CARRIES
26 MOV 2,3 JTHE SRC AC WAS NON ZERO
27 ADC 0,3 JAC3 SHD NOW=-1
28 COM 3,3,SZR JWITH COM=0
29 HALT JADD WITHOUT CARRY FAILED
30 MOVZL 0,0 JSET UP NEXT TEST
31 JAC2 SHD=40 AS A RESULT OF ABOVE TEST
32 ADDT1 SRC,DEST,100,1,2,Z,07
33 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
34 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
35 JAC0=100 COMING INTO THE TEST
36 JANC07:
37 MOV 0,1 JSET UP SRC AC1
38 ADC 2,2
39 COM 2,2 JSET AC2 DEST=0
40 ADD 1,2 JPERFORM ADD WITH NO CARRIES
41 MOV 2,3 JTHE SRC AC WAS NON ZERO
42 ADC 0,3 JAC3 SHD NOW=-1
43 COM 3,3,SZR JWITH COM=0
44 HALT JADD WITHOUT CARRY FAILED
45 MOVZL 0,0 JSET UP NEXT TEST
46 JAC2 SHD=100 AS A RESULT OF ABOVE TEST
47 ADDT1 SRC,DEST,200,1,2,Z,08
48 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
49 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
50 JAC0=200 COMING INTO THE TEST
51 JANC08:
52 MOV 0,1 JSET UP SRC AC1
53 ADC 2,2
54 COM 2,2 JSET AC2 DEST=0
55 ADD 1,2 JPERFORM ADD WITH NO CARRIES
56 MOV 2,3 JTHE SRC AC WAS NON ZERO
57 ADC 0,3 JAC3 SHD NOW=-1
58 COM 3,3,SZR JWITH COM=0
59 HALT JADD WITHOUT CARRY FAILED
60 MOVZL 0,0 JSET UP NEXT TEST

```

0040 N2LOG

```

01 JAC2 SHD=20 AS A RESULT OF ABOVE TEST
02 ADDT1 SRC,DEST,40,1,2,Z,09
03 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
04 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
05 JAC0=40 COMING INTO THE TEST
06 JANC09:
07 MOV 0,1 JSET UP SRC AC1
08 ADC 2,2
09 COM 2,2 JSET AC2 DEST=0
10 ADD 1,2 JPERFORM ADD WITH NO CARRIES
11 MOV 2,3 JTHE SRC AC WAS NON ZERO
12 ADC 0,3 JAC3 SHD NOW=-1
13 COM 3,3,SZR JWITH COM=0
14 HALT JADD WITHOUT CARRY FAILED
15 MOVZL 0,0 JSET UP NEXT TEST
16 JAC2 SHD=40 AS A RESULT OF ABOVE TEST
17 ADDT1 SRC,DEST,100,1,2,Z,10
18 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
19 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
20 JAC0=100 COMING INTO THE TEST
21 JANC10:
22 MOV 0,1 JSET UP SRC AC1
23 ADC 2,2
24 COM 2,2 JSET AC2 DEST=0
25 ADD 1,2 JPERFORM ADD WITH NO CARRIES
26 MOV 2,3 JTHE SRC AC WAS NON ZERO
27 ADC 0,3 JAC3 SHD NOW=-1
28 COM 3,3,SZR JWITH COM=0
29 HALT JADD WITHOUT CARRY FAILED
30 MOVZL 0,0 JSET UP NEXT TEST
31 JAC2 SHD=100 AS A RESULT OF ABOVE TEST
32 ADDT1 SRC,DEST,200,1,2,Z,11
33 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
34 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
35 JAC0=200 COMING INTO THE TEST
36 JANC11:
37 MOV 0,1 JSET UP SRC AC1
38 ADC 2,2
39 COM 2,2 JSET AC2 DEST=0
40 ADD 1,2 JPERFORM ADD WITH NO CARRIES
41 MOV 2,3 JTHE SRC AC WAS NON ZERO
42 ADC 0,3 JAC3 SHD NOW=-1
43 COM 3,3,SZR JWITH COM=0
44 HALT JADD WITHOUT CARRY FAILED
45 MOVZL 0,0 JSET UP NEXT TEST
46 JAC2 SHD=200 AS A RESULT OF ABOVE TEST
47 ADDT1 SRC,DEST,400,1,2,Z,12
48 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
49 JDEST IS EQUAL TO P-RESULT SHD BE SAME AS MOVE
50 JAC0=400 COMING INTO THE TEST
51 JANC12:
52 MOV 0,1 JSET UP SRC AC1
53 ADC 2,2
54 COM 2,2 JSET AC2 DEST=0
55 ADD 1,2 JPERFORM ADD WITH NO CARRIES
56 MOV 2,3 JTHE SRC AC WAS NON ZERO
57 ADC 0,3 JAC3 SHD NOW=-1
58 COM 3,3,SZR JWITH COM=0
59 HALT JADD WITHOUT CARRY FAILED
60 MOVZL 0,0 JSET UP NEXT TEST

```

PP41 N2LOG

```

01 JAC2 SHD=40000 AS A RESULT OF ABOVE TEST
02 ADDT1 SRC,DEST,10000,1,2,Z,13
03 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
04 JDEST IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
05 JAC0=10000 COMING INTO THE TEST
06 JANC13:
07 02350 105000 MOV 0,1 ISET UP SRC AC1
08 02351 152000 ADC 2,2
09 02352 150000 COM 2,2 ISET AC2 DEST=0
10 02353 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
11 02354 155000 MOV 2,3 ITHE SRC AC WAS NON ZERO
12 02355 116000 ADC 0,3 JAC3 SHD NOW=-1
13 02356 174004 COM 3,3,SZR IWITH COM=0
14 02357 063077 HALT IADD WITHOUT CARRY FAILED
15 02360 101120 MOVZL 0,0 ISET UP NEXT TEST
16 JAC2 SHD=10000 AS A RESULT OF ABOVE TEST
17 ADDT1 SRC,DEST,20000,1,2,Z,14
18 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
19 JDEST IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
20 JAC0=20000 COMING INTO THE TEST
21 JANC14:
22 02361 105000 MOV 0,1 ISET UP SRC AC1
23 02362 152000 ADC 2,2
24 02363 150000 COM 2,2 ISET AC2 DEST=0
25 02364 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
26 02365 155000 MOV 2,3 ITHE SRC AC WAS NON ZERO
27 02366 116000 ADC 0,3 JAC3 SHD NOW=-1
28 02367 174004 COM 3,3,SZR IWITH COM=0
29 02370 063077 HALT IADD WITHOUT CARRY FAILED
30 02371 101120 MOVZL 0,0 ISET UP NEXT TEST
31 JAC2 SHD=20000 AS A RESULT OF ABOVE TEST
32 ADDT1 SRC,DEST,40000,1,2,Z,15
33 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
34 JDEST IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
35 JAC0=40000 COMING INTO THE TEST
36 JANC15:
37 02372 105000 MOV 0,1 ISET UP SRC AC1
38 02373 152000 ADC 2,2
39 02374 150000 COM 2,2 ISET AC2 DEST=0
40 02375 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
41 02376 155000 MOV 2,3 ITHE SRC AC WAS NON ZERO
42 02377 116000 ADC 0,3 JAC3 SHD NOW=-1
43 02400 174004 COM 3,3,SZR IWITH COM=0
44 02401 063077 HALT IADD WITHOUT CARRY FAILED
45 02402 101120 MOVZL 0,0 ISET UP NEXT TEST
46 JAC2 SHD=40000 AS A RESULT OF ABOVE TEST
47 ADDT1 SRC,DEST,10000,1,2,Z,16
48 JTEST ADD INSTRUCTION NO CARRY WHEN SRC IS NON ZERO
49 JDEST IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
50 JAC0=10000 COMING INTO THE TEST
51 JANC16:
52 02403 105000 MOV 0,1 ISET UP SRC AC1
53 02404 152000 ADC 2,2
54 02405 150000 COM 2,2 ISET AC2 DEST=0
55 02406 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
56 02407 155000 MOV 2,3 ITHE SRC AC WAS NON ZERO
57 02410 116000 ADC 0,3 JAC3 SHD NOW=-1
58 02411 174004 COM 3,3,SZR IWITH COM=0
59 02412 063077 HALT IADD WITHOUT CARRY FAILED
60 02413 101120 MOVZL 0,0 ISET UP NEXT TEST

```

PP42 N2LOG

```

01 JAC2 SHD=100000 AS A RESULT OF ABOVE TEST
02 JHSET UP AC0 FOR DEST NOT=0 ADD TEST
03 02414 102000 ADC 0,0
04 02415 100145 COMOL 0,0,SNR
05 02416 063077 HALT
06
07 ADDT1 DEST,SRC,1,2,1,Z,17
08 JTEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
09 JSRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
10 JAC0=1 COMING INTO THE TEST
11 JANC17:
12 02417 111000 MOV 0,2 ISET UP DEST AC2
13 02420 126000 ADC 1,1
14 02421 124000 COM 1,1 ISET AC1 SRC=0
15 02422 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
16 02423 155000 MOV 2,3 ITHE DEST AC WAS NON ZERO
17 02424 116000 ADC 0,3 JAC3 SHD NOW=-1
18 02425 174004 COM 3,3,SZR IWITH COM=0
19 02426 063077 HALT IADD WITHOUT CARRY FAILED
20 02427 101120 MOVZL 0,0 ISET UP NEXT TEST
21 JAC2 SHD=1 AS A RESULT OF ABOVE TEST
22 ADDT1 DEST,SRC,2,2,1,Z,18
23 JTEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
24 JSRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
25 JAC0=2 COMING INTO THE TEST
26 JANC18:
27 02430 111000 MOV 0,2 ISET UP DEST AC2
28 02431 126000 ADC 1,1
29 02432 124000 COM 1,1 ISET AC1 SRC=0
30 02433 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
31 02434 155000 MOV 2,3 ITHE DEST AC WAS NON ZERO
32 02435 116000 ADC 0,3 JAC3 SHD NOW=-1
33 02436 174004 COM 3,3,SZR IWITH COM=0
34 02437 063077 HALT IADD WITHOUT CARRY FAILED
35 02440 101120 MOVZL 0,0 ISET UP NEXT TEST
36 JAC2 SHD=2 AS A RESULT OF ABOVE TEST
37 ADDT1 DEST,SRC,4,2,1,Z,19
38 JTEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
39 JSRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
40 JAC0=4 COMING INTO THE TEST
41 JANC19:
42 02441 111000 MOV 0,2 ISET UP DEST AC2
43 02442 126000 ADC 1,1
44 02443 124000 COM 1,1 ISET AC1 SRC=0
45 02444 133000 ADD 1,2 IPERFORM ADD WITH NO CARRIES
46 02445 155000 MOV 2,3 ITHE DEST AC WAS NON ZERO
47 02446 116000 ADC 0,3 JAC3 SHD NOW=-1
48 02447 174004 COM 3,3,SZR IWITH COM=0
49 02450 063077 HALT IADD WITHOUT CARRY FAILED
50 02451 101120 MOVZL 0,0 ISET UP NEXT TEST
51 JAC2 SHD=4 AS A RESULT OF ABOVE TEST
52 ADDT1 DEST,SRC,10,2,1,Z,20
53 JTEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
54 JSRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
55 JAC0=10 COMING INTO THE TEST
56 JANC20:
57 02452 111000 MOV 0,2 ISET UP DEST AC2
58 02453 126000 ADC 1,1
59 02454 124000 COM 1,1 ISET AC1 SRC=0

```

0043 N2LOG

```

01 02455 133000 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
02 02456 155000 MOV 2,3 ;THE DEST AC WAS NON ZERO
03 02457 116000 ADC 0,3 ;AC3 SHD NOW==1
04 02458 174004 COM 3,3,SZR ;WITH COM#0
05 02459 063077 HALT ;ADD WITHOUT CARRY FAILED
06 02460 101120 MOVZL 0,0 ;SET UP NEXT TEST
07
08 ;AC2 SHD=10 AS A RESULT OF ABOVE TEST
09 ADDT1 DEST, SRC, 20, 2, 1, Z, 21
10 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
11 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
12 ;AC0#20 COMING INTO THE TEST
13 JANC21:
14 MOV 0,2 ;SET UP DEST AC2
15 ADC 1,1
16 COM 1,1 ;SET AC1 SRC#0
17 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
18 MOV 2,3 ;THE DEST AC WAS NON ZERO
19 ADC 0,3 ;AC3 SHD NOW==1
20 COM 3,3,SZR ;WITH COM#0
21 HALT ;ADD WITHOUT CARRY FAILED
22 MOVZL 0,0 ;SET UP NEXT TEST
23 ;AC2 SHD=20 AS A RESULT OF ABOVE TEST
24 ADDT1 DEST, SRC, 40, 2, 1, Z, 22
25 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
26 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
27 ;AC0#40 COMING INTO THE TEST
28 JANC22:
29 MOV 0,2 ;SET UP DEST AC2
30 ADC 1,1
31 COM 1,1 ;SET AC1 SRC#0
32 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
33 MOV 2,3 ;THE DEST AC WAS NON ZERO
34 ADC 0,3 ;AC3 SHD NOW==1
35 COM 3,3,SZR ;WITH COM#0
36 HALT ;ADD WITHOUT CARRY FAILED
37 MOVZL 0,0 ;SET UP NEXT TEST
38 ;AC2 SHD=40 AS A RESULT OF ABOVE TEST
39 ADDT1 DEST, SRC, 100, 2, 1, Z, 23
40 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
41 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
42 ;AC0#100 COMING INTO THE TEST
43 JANC23:
44 MOV 0,2 ;SET UP DEST AC2
45 ADC 1,1
46 COM 1,1 ;SET AC1 SRC#0
47 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
48 MOV 2,3 ;THE DEST AC WAS NON ZERO
49 ADC 0,3 ;AC3 SHD NOW==1
50 COM 3,3,SZR ;WITH COM#0
51 HALT ;ADD WITHOUT CARRY FAILED
52 MOVZL 0,0 ;SET UP NEXT TEST
53 ;AC2 SHD=100 AS A RESULT OF ABOVE TEST
54 ADDT1 DEST, SRC, 200, 2, 1, Z, 24
55 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
56 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
57 ;AC0#200 COMING INTO THE TEST
58 JANC24:
59 MOV 0,2 ;SET UP DEST AC2
60 ADC 1,1
61 COM 1,1 ;SET AC1 SRC#0

```

0044 N2LOG

```

01 02521 133000 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
02 02522 155000 MOV 2,3 ;THE DEST AC WAS NON ZERO
03 02523 116000 ADC 0,3 ;AC3 SHD NOW==1
04 02524 174004 COM 3,3,SZR ;WITH COM#0
05 02525 063077 HALT ;ADD WITHOUT CARRY FAILED
06 02526 101120 MOVZL 0,0 ;SET UP NEXT TEST
07
08 ;AC2 SHD=20 AS A RESULT OF ABOVE TEST
09 ADDT1 DEST, SRC, 40, 2, 1, Z, 25
10 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
11 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
12 ;AC0#40 COMING INTO THE TEST
13 JANC25:
14 MOV 0,2 ;SET UP DEST AC2
15 ADC 1,1
16 COM 1,1 ;SET AC1 SRC#0
17 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
18 MOV 2,3 ;THE DEST AC WAS NON ZERO
19 ADC 0,3 ;AC3 SHD NOW==1
20 COM 3,3,SZR ;WITH COM#0
21 HALT ;ADD WITHOUT CARRY FAILED
22 MOVZL 0,0 ;SET UP NEXT TEST
23 ;AC2 SHD=40 AS A RESULT OF ABOVE TEST
24 ADDT1 DEST, SRC, 100, 2, 1, Z, 26
25 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
26 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
27 ;AC0#100 COMING INTO THE TEST
28 JANC26:
29 MOV 0,2 ;SET UP DEST AC2
30 ADC 1,1
31 COM 1,1 ;SET AC1 SRC#0
32 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
33 MOV 2,3 ;THE DEST AC WAS NON ZERO
34 ADC 0,3 ;AC3 SHD NOW==1
35 COM 3,3,SZR ;WITH COM#0
36 HALT ;ADD WITHOUT CARRY FAILED
37 MOVZL 0,0 ;SET UP NEXT TEST
38 ;AC2 SHD=100 AS A RESULT OF ABOVE TEST
39 ADDT1 DEST, SRC, 200, 2, 1, Z, 27
40 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
41 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
42 ;AC0#200 COMING INTO THE TEST
43 JANC27:
44 MOV 0,2 ;SET UP DEST AC2
45 ADC 1,1
46 COM 1,1 ;SET AC1 SRC#0
47 ADD 1,2 ;PERFORM ADD WITH NO CARRIES
48 MOV 2,3 ;THE DEST AC WAS NON ZERO
49 ADC 0,3 ;AC3 SHD NOW==1
50 COM 3,3,SZR ;WITH COM#0
51 HALT ;ADD WITHOUT CARRY FAILED
52 MOVZL 0,0 ;SET UP NEXT TEST
53 ;AC2 SHD=200 AS A RESULT OF ABOVE TEST
54 ADDT1 DEST, SRC, 400, 2, 1, Z, 28
55 ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
56 ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
57 ;AC0#400 COMING INTO THE TEST
58 JANC28:
59 MOV 0,2 ;SET UP DEST AC2
60 ADC 1,1
61 COM 1,1 ;SET AC1 SRC#0

```

```

0045 N2LOG
01 02565 133000      ADD 1,2          ;PERFORM ADD WITH NO CARRIES
02 02566 155000      MOV 2,3          ;THE DEST AC WAS NON ZERO
03 02567 116000      ADC 0,3          ;AC3 SHD NOW=-1
04 02570 174004      COM 3,3,SZR      ;WITH COM=0
05 02571 063077      HALT            ;ADD WITHOUT CARRY FAILED
06 02572 101120      MOVZL 0,0        ;SET UP NEXT TEST
07                      ;AC2 SHD=40000 AS A RESULT OF ABOVE TEST
08                      ADDT1 DEST,SPC,10000,2,1,2,29
09                      ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
10                      ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
11                      ;AC0=10000 COMING INTO THE TEST
12                      ;ANCP0:
13 02573 111000      MOV 0,2 ;SET UP DEST AC2
14 02574 126000      ADC 1,1
15 02575 124000      COM 1,1 ;SET AC1 SRC=0
16 02576 133000      ADD 1,2          ;PERFORM ADD WITH NO CARRIES
17 02577 155000      MOV 2,3          ;THE DEST AC WAS NON ZERO
18 02600 116000      ADC 0,3          ;AC3 SHD NOW=-1
19 02601 174004      COM 3,3,SZR      ;WITH COM=0
20 02602 063077      HALT            ;ADD WITHOUT CARRY FAILED
21 02603 101120      MOVZL 0,0        ;SET UP NEXT TEST
22                      ;AC2 SHD=10000 AS A RESULT OF ABOVE TEST
23                      ADDT1 DEST,SPC,20000,2,1,2,30
24                      ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
25                      ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
26                      ;AC0=20000 COMING INTO THE TEST
27                      ;ANCP3:
28 02604 111000      MOV 0,2 ;SET UP DEST AC2
29 02605 126000      ADC 1,1
30 02606 124000      COM 1,1 ;SET AC1 SRC=0
31 02607 133000      ADD 1,2          ;PERFORM ADD WITH NO CARRIES
32 02610 155000      MOV 2,3          ;THE DEST AC WAS NON ZERO
33 02611 116000      ADC 0,3          ;AC3 SHD NOW=-1
34 02612 174004      COM 3,3,SZR      ;WITH COM=0
35 02613 063077      HALT            ;ADD WITHOUT CARRY FAILED
36 02614 101120      MOVZL 0,0        ;SET UP NEXT TEST
37                      ;AC2 SHD=20000 AS A RESULT OF ABOVE TEST
38                      ADDT1 DEST,SPC,40000,2,1,2,31
39                      ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
40                      ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
41                      ;AC0=40000 COMING INTO THE TEST
42                      ;ANCP31:
43 02615 111000      MOV 0,2 ;SET UP DEST AC2
44 02616 126000      ADC 1,1
45 02617 124000      COM 1,1 ;SET AC1 SRC=0
46 02620 133000      ADD 1,2          ;PERFORM ADD WITH NO CARRIES
47 02621 155000      MOV 2,3          ;THE DEST AC WAS NON ZERO
48 02622 116000      ADC 0,3          ;AC3 SHD NOW=-1
49 02623 174004      COM 3,3,SZR      ;WITH COM=0
50 02624 063077      HALT            ;ADD WITHOUT CARRY FAILED
51 02625 101120      MOVZL 0,0        ;SET UP NEXT TEST
52                      ;AC2 SHD=40000 AS A RESULT OF ABOVE TEST
53                      ADDT1 DEST,SPC,10000,2,1,2,32
54                      ;TEST ADD INSTRUCTION NO CARRY WHEN DEST IS NON ZERO
55                      ;SRC IS EQUAL TO 0-RESULT SHD BE SAME AS MOVE
56                      ;AC0=10000 COMING INTO THE TEST
57                      ;ANCP32:
58 02626 111000      MOV 0,2 ;SET UP DEST AC2
59 02627 126000      ADC 1,1
60 02630 124000      COM 1,1 ;SET AC1 SRC=0

```

```

0046 N2LOG
01 02631 133000      ADD 1,2          ;PERFORM ADD WITH NO CARRIES
02 02632 155000      MOV 2,3          ;THE DEST AC WAS NON ZERO
03 02633 116000      ADC 0,3          ;AC3 SHD NOW=-1
04 02634 174004      COM 3,3,SZR      ;WITH COM=0
05 02635 063077      HALT            ;ADD WITHOUT CARRY FAILED
06 02636 101120      MOVZL 0,0        ;SET UP NEXT TEST
07                      ;AC2 SHD=10000 AS A RESULT OF ABOVE TEST

```

10047 N2LOG

```

01
02 JSINGLE BIT CARRY TESTS DEFINE MACRO
03 JCONSTANTS ARE SET UP BY ALREADY TESTED SHIFT
04
05 MACRO ADDTH
06 JTEST SINGLE BIT CARRY ADD BIT #2 TO ITSELF
07 JLOOK FOR RESULTANT CARRY INTO NEXT BIT #3
08 JAND SUM HIT #2 TO GO TO # RESULT SHD=#5
09
10 JAC#1:
11 MOV #,1 JAC#=#4 COMING INTO TEST
12 ADD 1,1 JUSE IT TO SET UP AC1+AC1
13 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
14 ADC 1,2 JAC2 SHD NOW=-1
15 COM 2,2,SZR JNOT # IS BIT #2 CARRY FAILED
16 HALT JBIT #2+2 FAILED ADD SEE ALU#3
17 JAND ALU#2
18 MOVZL #,0 JSET UP NEXT TEST
19
20 JSET UP BIT 15 FOR ADD TESTS
21 ADC #,0
22 COMOL #,0,SHR
23 HALT JAC# SHD=#1
24
25 ADDTH #0,15,14,1,2
26 JTEST SINGLE BIT CARRY ADD BIT 15 TO ITSELF
27 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 14
28 JAND SUM HIT 15 TO GO TO # RESULT SHD=#2
29
30 JAC#0:
31 MOV #,1 JAC#=#1 COMING INTO TEST
32 ADD 1,1 JUSE IT TO SET UP AC1+AC1
33 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
34 ADC 1,2 JAC2 SHD NOW=-1
35 COM 2,2,SZR JNOT # IS BIT 15 CARRY FAILED
36 HALT JBIT 15+15 FAILED ADD SEE ALU#4
37 JAND ALU#5
38 MOVZL #,0 JSET UP NEXT TEST
39 ADDTH #1,14,13,2,4
40 JTEST SINGLE BIT CARRY ADD BIT 14 TO ITSELF
41 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 13
42 JAND SUM HIT 14 TO GO TO # RESULT SHD=#4
43
44 JAC#1:
45 MOV #,1 JAC#=#2 COMING INTO TEST
46 ADD 1,1 JUSE IT TO SET UP AC1+AC1
47 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
48 ADC 1,2 JAC2 SHD NOW=-1
49 COM 2,2,SZR JNOT # IS BIT 14 CARRY FAILED
50 HALT JBIT 14+14 FAILED ADD SEE ALU#13
51 JAND ALU#14
52 MOVZL #,0 JSET UP NEXT TEST
53 ADDTH #2,13,12,4,10
54 JTEST SINGLE BIT CARRY ADD BIT 13 TO ITSELF
55 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 12
56 JAND SUM HIT 13 TO GO TO # RESULT SHD=#10
57
58 JAC#2:
59 MOV #,1 JAC#=#4 COMING INTO TEST
60 ADD 1,1 JUSE IT TO SET UP AC1+AC1
61 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
62 ADC 1,2 JAC2 SHD NOW=-1
63 COM 2,2,SZR JNOT # IS BIT 13 CARRY FAILED
64 HALT JBIT 13+13 FAILED ADD SEE ALU#12

```

0048 N2LOG

```

01 JAND ALU#13
02 MOVZL #,0 JSET UP NEXT TEST
03 ADDTH #3,12,11,10,20
04 JTEST SINGLE BIT CARRY ADD BIT 12 TO ITSELF
05 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 11
06 JAND SUM HIT 12 TO GO TO # RESULT SHD=#20
07
08 JAC#3:
09 MOV #,1 JAC#=#10 COMING INTO TEST
10 ADD 1,1 JUSE IT TO SET UP AC1+AC1
11 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
12 ADC 1,2 JAC2 SHD NOW=-1
13 COM 2,2,SZR JNOT # IS BIT 12 CARRY FAILED
14 HALT JBIT 12+12 FAILED ADD SEE ALU#11
15 JAND ALU#12
16 MOVZL #,0 JSET UP NEXT TEST
17 ADDTH #4,11,10,20,40
18 JTEST SINGLE BIT CARRY ADD BIT 11 TO ITSELF
19 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 10
20 JAND SUM HIT 11 TO GO TO # RESULT SHD=#40
21
22 JAC#4:
23 MOV #,1 JAC#=#20 COMING INTO TEST
24 ADD 1,1 JUSE IT TO SET UP AC1+AC1
25 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
26 ADC 1,2 JAC2 SHD NOW=-1
27 COM 2,2,SZR JNOT # IS BIT 11 CARRY FAILED
28 HALT JBIT 11+11 FAILED ADD SEE ALU#10
29 JAND ALU#11
30 MOVZL #,0 JSET UP NEXT TEST
31 ADDTH #5,10,9,40,100
32 JTEST SINGLE BIT CARRY ADD BIT 10 TO ITSELF
33 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 9
34 JAND SUM HIT 10 TO GO TO # RESULT SHD=#100
35
36 JAC#5:
37 MOV #,1 JAC#=#40 COMING INTO TEST
38 ADD 1,1 JUSE IT TO SET UP AC1+AC1
39 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
40 ADC 1,2 JAC2 SHD NOW=-1
41 COM 2,2,SZR JNOT # IS BIT 10 CARRY FAILED
42 HALT JBIT 10+10 FAILED ADD SEE ALU#9
43 JAND ALU#10
44 MOVZL #,0 JSET UP NEXT TEST
45 ADDTH #6,9,8,100,200
46 JTEST SINGLE BIT CARRY ADD BIT 9 TO ITSELF
47 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 8
48 JAND SUM HIT 9 TO GO TO # RESULT SHD=#200
49
50 JAC#6:
51 MOV #,1 JAC#=#100 COMING INTO TEST
52 ADD 1,1 JUSE IT TO SET UP AC1+AC1
53 MOVZL #,2 JAC2 SHD NOW=RESULT OF ADD
54 ADC 1,2 JAC2 SHD NOW=-1
55 COM 2,2,SZR JNOT # IS BIT 9 CARRY FAILED
56 HALT JBIT 9+9 FAILED ADD SEE ALU#8
57 JAND ALU#9
58 MOVZL #,0 JSET UP NEXT TEST
59 ADDTH #7,8,7,200,400
60 JTEST SINGLE BIT CARRY ADD BIT 8 TO ITSELF
61 JLOOK FOR RESULTANT CARRY INTO NEXT BIT 7
62 JAND SUM HIT 8 TO GO TO # RESULT SHD=#400
63
64 JAC#7:

```

0049 N2LOG

```

01 02723 105000      MOV 0,1      JAC0=2000 COMING INTO TEST
02 02724 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
03 02725 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
04 02726 132000      ADC 1,2      JAC2 SHD NOW=-1
05 02727 150004      COM 2,2,SZR  JNOT 0 IS BIT 0 CARRY FAILED
06 02730 063077      HALT        JBIT 0+0 FAILED ADD SEE ALU7
07
08 02731 101120      JAND ALU8      MOVZL 0,0      JSET UP NEXT TEST
09      JIF ABOVE TEST FAILS ALSO SEE CN1 IF AC1=0
10      ADDTP 08,7,5,400,1000
11      JTEST SINGLE BIT CARRY ADD BIT 7 TO ITSELF
12      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 6
13      JAND SUM BIT 7 TO GO TO 0 RESULT SHD=1000
14
15 02732 105000      JAC0R:      MOV 0,1      JAC0=4000 COMING INTO TEST
16 02733 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
17 02734 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
18 02735 132000      ADC 1,2      JAC2 SHD NOW=-1
19 02736 150004      COM 2,2,SZR  JNOT 0 IS BIT 7 CARRY FAILED
20 02737 063077      HALT        JBIT 7+7 FAILED ADD SEE ALU6
21
22 02740 101120      JAND ALU7      MOVZL 0,0      JSET UP NEXT TEST
23      ADDTP 09,6,5,1000,2000
24      JTEST SINGLE BIT CARRY ADD BIT 6 TO ITSELF
25      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 5
26      JAND SUM BIT 6 TO GO TO 0 RESULT SHD=2000
27
28 02741 105000      JAC0R:      MOV 0,1      JAC0=1000 COMING INTO TEST
29 02742 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
30 02743 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
31 02744 132000      ADC 1,2      JAC2 SHD NOW=-1
32 02745 150004      COM 2,2,SZR  JNOT 0 IS BIT 6 CARRY FAILED
33 02746 063077      HALT        JBIT 6+6 FAILED ADD SEE ALU5
34
35 02747 101120      JAND ALU6      MOVZL 0,0      JSET UP NEXT TEST
36      ADDTP 10,5,4,2000,4000
37      JTEST SINGLE BIT CARRY ADD BIT 5 TO ITSELF
38      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 4
39      JAND SUM BIT 5 TO GO TO 0 RESULT SHD=4000
40
41 02750 105000      JAC1P:      MOV 0,1      JAC0=2000 COMING INTO TEST
42 02751 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
43 02752 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
44 02753 132000      ADC 1,2      JAC2 SHD NOW=-1
45 02754 150004      COM 2,2,SZR  JNOT 0 IS BIT 5 CARRY FAILED
46 02755 063077      HALT        JBIT 5+5 FAILED ADD SEE ALU4
47
48 02756 101120      JAND ALU5      MOVZL 0,0      JSET UP NEXT TEST
49      ADDTP 11,4,3,4000,1000
50      JTEST SINGLE BIT CARRY ADD BIT 4 TO ITSELF
51      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 3
52      JAND SUM BIT 4 TO GO TO 0 RESULT SHD=1000
53
54 02757 105000      JAC11:      MOV 0,1      JAC0=4000 COMING INTO TEST
55 02760 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
56 02761 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
57 02762 132000      ADC 1,2      JAC2 SHD NOW=-1
58 02763 150004      COM 2,2,SZR  JNOT 0 IS BIT 4 CARRY FAILED
59 02764 063077      HALT        JBIT 4+4 FAILED ADD SEE ALU3
60
61      JAND ALU4

```

0050 N2LOG

```

01 02765 121120      MOVZL 0,0      JSET UP NEXT TEST
02      JIF ABOVE TEST FAILS SEE ALSO CN1 IF AC1=0
03      ADDTP 12,3,2,1000,2000
04      JTEST SINGLE BIT CARRY ADD BIT 3 TO ITSELF
05      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 2
06      JAND SUM BIT 3 TO GO TO 0 RESULT SHD=2000
07
08 02766 105000      JAC12:      MOV 0,1      JAC0=1000 COMING INTO TEST
09 02767 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
10 02770 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
11 02771 132000      ADC 1,2      JAC2 SHD NOW=-1
12 02772 150004      COM 2,2,SZR  JNOT 0 IS BIT 3 CARRY FAILED
13 02773 063077      HALT        JBIT 3+3 FAILED ADD SEE ALU2
14
15 02774 101120      JAND ALU3      MOVZL 0,0      JSET UP NEXT TEST
16      ADDTP 13,2,1,2000,4000
17      JTEST SINGLE BIT CARRY ADD BIT 2 TO ITSELF
18      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 1
19      JAND SUM BIT 2 TO GO TO 0 RESULT SHD=4000
20
21 02775 105000      JAC13:      MOV 0,1      JAC0=2000 COMING INTO TEST
22 02776 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
23 02777 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
24 02780 132000      ADC 1,2      JAC2 SHD NOW=-1
25 02781 150004      COM 2,2,SZR  JNOT 0 IS BIT 2 CARRY FAILED
26 02782 063077      HALT        JBIT 2+2 FAILED ADD SEE ALU1
27
28 02783 101120      JAND ALU2      MOVZL 0,0      JSET UP NEXT TEST
29      ADDTP 14,1,0,4000,10000
30      JTEST SINGLE BIT CARRY ADD BIT 1 TO ITSELF
31      JLOOK FOR RESULTANT CARRY INTO NEXT BIT 0
32      JAND SUM BIT 1 TO GO TO 0 RESULT SHD=10000
33
34 02784 105000      JAC14:      MOV 0,1      JAC0=4000 COMING INTO TEST
35 02785 127000      ADD 1,1      JUSE IT TO SET UP AC1+AC1
36 02786 111120      MOVZL 0,2    JAC2 SHD NOW=RESULT OF ADD
37 02787 132000      ADC 1,2      JAC2 SHD NOW=-1
38 02788 150004      COM 2,2,SZR  JNOT 0 IS BIT 1 CARRY FAILED
39 02789 063077      HALT        JBIT 1+1 FAILED ADD SEE ALU0
40
41 02792 101120      JAND ALU1      MOVZL 0,0      JSET UP NEXT TEST
42
43      JTEST ADD BIT 0 TO BIT0 AC0=100000
44      JSEE THAT CRYOUT GETS TO CRY
45 02793 105000      AC15:      MOVZ 0,1
46 02794 127004      ADD 1,1,SZR  JADD BIT 0 TO 0 FAILED
47 02795 063077      HALT
48 02796 125003      MOV 1,1,5NC  JBIT 0+BIT 0 DID NOT CRY OUT
49 02797 063077      HALT

```

10051 N2LOG

```

01
02      ;TEST AND INSTRUCTION AND VARIATIONS
03      ;FIRST TEST GROSS CASE AND -1 TO -1
04
05 03020 102000 AND00:  AOC 0,0      ;SET AC0=-1
06 03021 103405      AND 0,0,SNR    ;FIRST USE OF "AND"
07 03022 063077      HALT           ;RESULT SHD STILL BE NON 0
08      ;IF RESULT=0 "AND" LOOKS LIKE "SUB" OR "INC"
09      ;SFE NOT IR16 OR NOT IR15 AT ALU ROM
10 03023 104004      COM 0,1,SZR
11 03024 063077      HALT           ;RESULT OF PREV AND NOT=-1
12      ;IF RESULT IN AC0=-2 "AND" LOOKS LIKE "ADD"
13      ;SFE NOT IR7 AT ALU ROM
14
15      ;TEST AND 0'S TO 0'S RESULT SHD REMAIN=0
16 03025 102000 AND01:  AOC 0,0
17 03026 104000      COM 0,0      ;AC0=0
18 03027 103404      AND 0,0,SZR    ;RESULT OF AND SHD=0
19 03030 063077      HALT
20 03031 101004      MOV 0,0,SZR    ;RECHECK RESULT
21 03032 063077      HALT
22      ;SEE RESULT IN AC0 TO DETERMINE ALU BIT(S) IN FRP
23
24      ;AND -1 TO 0 WITH 0 AS DESTINATION
25      ;RESULT SHOULD AGAIN=0'S
26 03033 102000 AND02:  AOC 0,0
27 03034 104000      COM 0,1
28 03035 107404      AND 0,1,SZR    ;DEST REG AC1=0'S
29 03036 063077      HALT           ;RESULT OF ABOVE AND NOT=0
30 03037 125004      MOV 1,1,SZR    ;RECHECK RESULT
31 03040 063077      HALT
32      ;EXAMINE AC1 TO DETERMINE ALU BIT(S) IN ERROR
33
34      ;TEST AND OF 0 TO -1 WITH -1 ORIGINAL DESTINATION
35 03041 102000 AND03:  AOC 0,0
36 03042 104000      COM 0,1
37 03043 123404      AND 1,0,SZR    ;DEST=-1 SRC=0 RES SHD=0
38 03044 063077      HALT
39 03045 101004      MOV 0,0,SZR    ;RECHECK RESULT
40 03046 063077      HALT
41      ;EXAMINE AC0 TO DETERMINE ALU BIT(S) IN ERROR

```

10052 N2LOG

```

01
02      ;DEFINE HIT TEST MACRO FOR AND INSTRUCTION
03      ;MACRO ANDTS
04      ;THE NEXT SERIES IS AN AND TEST OF BIT A2
05      ;AC0=A3 COMING INTO THE TEST
06
07      ;AND01:
08      MOV 0,1      ;AC0=A3
09      AND 0,1,SNR   ;BIT A2 SHD REMAIN=1
10      HALT
11      MOV 1,2
12      AOC 0,2
13      COM 2,2,SZR   ;TEST FOR EXTRA BITS
14      HALT          ;MORE THAN 1 HIT IN AND OF A3
15      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=A3
16      ;AND TEST AND OF COMPLIMENTS
17      ;SOURCE WILL=A3 DEST WILL=COMPLIMENT
18
19      ;AND01A:
20      COM 0,1
21      AND 0,1,SZR
22      HALT          ;AND OF A3 AND ITS COM FAILED
23      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
24      ;TEST AND OF COMPLIMENTS WITH DEST=A3 AND SRC=COM
25
26      ;AND01B:
27      MOV 0,1
28      COM 1,2
29      AND 2,1,SZR
30      HALT          ;AND OF A3 AND ITS COM FAILED
31      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
32      ;SFT UP NEXT TEST
33      MOVZL 0,0
34
35      ;SFT UP AC0=1 FOR FIRST AND TEST
36
37 03047 102000      AOC 0,0
38 03048 107145      COMDL 0,0,SNR
39 03051 063077      HALT

```

10053 N2LOG

```

01
02      ANDTS 04,15,1
03      ;THE NEXT SERIES IS AN AND TST OF BIT 15
04      ;AC0#1 COMING INTO THE TEST
05      ;AND04:
06      MOV 0,1      ;AC0#1
07      AND 0,1,SNR   ;BIT 15 SHD REMAIN=1
08      HALT
09      MOV 1,2
10      ADD 0,2
11      COM 2,2,SZR   ;TEST FOR EXTRA BITS
12      ;MORE THAN 1 BIT IN AND OF 1
13      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=1
14      ;NOW TEST AND OF COMPLIMENTS
15      ;SOURCE WILL=1 DEST WILL=COMPLIMENT
16      ;AND04A:
17      COM 0,1
18      AND 0,1,SZR
19      HALT          ;AND OF 1 AND ITS COM FAILED
20      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
21      ;TEST AND OF COMPLIMENTS WITH DEST=1 AND SRC=COM
22      ;AND04H:
23      MOV 0,1
24      COM 1,2
25      AND 2,1,SZR
26      HALT          ;AND OF 1 AND ITS COM FAILED
27      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
28      MOVZL 0,0     ;SET UP NEXT TEST
29      ANDTS 05,14,2
30      ;THE NEXT SERIES IS AN AND TST OF BIT 14
31      ;AC0#2 COMING INTO THE TEST
32      ;AND05:
33      MOV 0,1      ;AC0#2
34      AND 0,1,SNR   ;BIT 14 SHD REMAIN=1
35      HALT
36      MOV 1,2
37      ADD 0,2
38      COM 2,2,SZR   ;TEST FOR EXTRA BITS
39      ;MORE THAN 1 BIT IN AND OF 2
40      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=2
41      ;NOW TEST AND OF COMPLIMENTS
42      ;SOURCE WILL=2 DEST WILL=COMPLIMENT
43      ;AND05A:
44      COM 0,1
45      AND 0,1,SZR
46      HALT          ;AND OF 2 AND ITS COM FAILED
47      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
48      ;TEST AND OF COMPLIMENTS WITH DEST=2 AND SRC=COM
49      ;AND05B:
50      MOV 0,1
51      COM 1,2
52      AND 2,1,SZR
53      HALT          ;AND OF 2 AND ITS COM FAILED
54      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
55      MOVZL 0,0     ;SET UP NEXT TEST
56      ANDTS 06,13,4
57      ;THE NEXT SERIES IS AN AND TST OF BIT 13
58      ;AC0#4 COMING INTO THE TEST
59      ;AND06:
60      MOV 0,1      ;AC0#4

```

0054 N2LOG

```

01 03111 107405      AND 0,1,SNR   ;BIT 13 SHD REMAIN=1
02 03112 063077      HALT
03 03113 131200      MOV 1,2
04 03114 112000      ADD 0,2
05 03115 150004      COM 2,2,SZR   ;TEST FOR EXTRA BITS
06 03116 063077      HALT          ;MORE THAN 1 BIT IN AND OF 4
07      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=4
08      ;NOW TEST AND OF COMPLIMENTS
09      ;SOURCE WILL=4 DEST WILL=COMPLIMENT
10      ;AND06A:
11      COM 0,1
12      AND 0,1,SZR
13      HALT          ;AND OF 4 AND ITS COM FAILED
14      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
15      ;TEST AND OF COMPLIMENTS WITH DEST=4 AND SRC=COM
16      ;AND06H:
17      MOV 0,1
18      COM 1,2
19      AND 2,1,SZR
20      HALT          ;AND OF 4 AND ITS COM FAILED
21      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
22      MOVZL 0,0     ;SET UP NEXT TEST
23      ANDTS 07,12,10
24      ;THE NEXT SERIES IS AN AND TST OF BIT 12
25      ;AC0#10 COMING INTO THE TEST
26      ;AND07:
27      MOV 0,1      ;AC0#10
28      AND 0,1,SNR   ;BIT 12 SHD REMAIN=1
29      HALT
30      MOV 1,2
31      ADD 0,2
32      COM 2,2,SZR   ;TEST FOR EXTRA BITS
33      ;MORE THAN 1 BIT IN AND OF 10
34      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=10
35      ;NOW TEST AND OF COMPLIMENTS
36      ;SOURCE WILL=10 DEST WILL=COMPLIMENT
37      ;AND07A:
38      COM 0,1
39      AND 0,1,SZR
40      HALT          ;AND OF 10 AND ITS COM FAILED
41      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
42      ;TEST AND OF COMPLIMENTS WITH DEST=10 AND SRC=COM
43      ;AND07H:
44      MOV 0,1
45      COM 1,2
46      AND 2,1,SZR
47      HALT          ;AND OF 10 AND ITS COM FAILED
48      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
49      MOVZL 0,0     ;SET UP NEXT TEST
50      ANDTS 08,11,20
51      ;THE NEXT SERIES IS AN AND TST OF BIT 11
52      ;AC0#20 COMING INTO THE TEST
53      ;AND08:
54      MOV 0,1      ;AC0#20
55      AND 0,1,SNR   ;BIT 11 SHD REMAIN=1
56      HALT
57      MOV 1,2
58      ADD 0,2
59      COM 2,2,SZR   ;TEST FOR EXTRA BITS
60      ;MORE THAN 1 BIT IN AND OF 20

```

0055 N2LOG

```

01 EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=20
02 JNOW TEST AND OF COMPLIMENTS
03 SOURCE WILL=20 DEST WILL=COMPLIMENT
04 JANDRA:
05 MOV P,1
06 AND P,1,SR
07 HALT JAND OF 20 AND ITS COM FAILED
08 EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
09 JTEST AND OF COMPLIMENTS WITH DEST=20 AND SRC=COM
10 JANDRAH:
11 MOV P,1
12 COM 1,2
13 AND 2,1,SR
14 HALT JAND OF 20 AND ITS COM FAILED
15 EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
16 MOVZL P,0 JSET UP NEXT TEST
17 ANDTS P,10,40
18 JTHE NEXT SERIES IS AN AND TST OF BIT 10
19 JAC=40 COMING INTO THE TEST
20 JANDP9:
21 MOV P,1 JAC=40
22 AND P,1,SR JBIT 10 SHD REMAIN=1
23 HALT
24 MOV 1,2
25 ADC P,2
26 COM 2,2,SR JTEST FOR EXTRA BITS
27 HALT JMORE THAN 1 BIT IN AND OF 40
28 EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=40
29 JNOW TEST AND OF COMPLIMENTS
30 SOURCE WILL=40 DEST WILL=COMPLIMENT
31 JANDP9A:
32 MOV P,1
33 AND P,1,SR
34 HALT JAND OF 40 AND ITS COM FAILED
35 EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
36 JTEST AND OF COMPLIMENTS WITH DEST=40 AND SRC=COM
37 JANDP9B:
38 MOV P,1
39 COM 1,2
40 AND 2,1,SR
41 HALT JAND OF 40 AND ITS COM FAILED
42 EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
43 MOVZL P,0 JSET UP NEXT TEST
44 ANDTS 10,9,100
45 JTHE NEXT SERIES IS AN AND TST OF BIT 9
46 JAC=100 COMING INTO THE TEST
47 JAND10:
48 MOV P,1 JAC=100
49 AND P,1,SR JBIT 9 SHD REMAIN=1
50 HALT
51 MOV 1,2
52 ADC P,2
53 COM 2,2,SR JTEST FOR EXTRA BITS
54 HALT JMORE THAN 1 BIT IN AND OF 100
55 EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=100
56 JNOW TEST AND OF COMPLIMENTS
57 SOURCE WILL=100 DEST WILL=COMPLIMENT
58 JAND10A:
59 MOV P,1
60 AND P,1,SR

```

0056 N2LOG

```

01 MOV P,1 JAND OF 100 AND ITS COM FAILED
02 EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
03 JTEST AND OF COMPLIMENTS WITH DEST=100 AND SRC=COM
04 JAND10B:
05 MOV P,1
06 COM 1,2
07 AND 2,1,SR
08 HALT JAND OF 100 AND ITS COM FAILED
09 EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
10 MOVZL P,0 JSET UP NEXT TEST
11 ANDTS 11,8,200
12 JTHE NEXT SERIES IS AN AND TST OF BIT 8
13 JAC=200 COMING INTO THE TEST
14 JAND11:
15 MOV P,1 JAC=200
16 AND P,1,SR JBIT 8 SHD REMAIN=1
17 HALT
18 MOV 1,2
19 ADC P,2
20 COM 2,2,SR JTEST FOR EXTRA BITS
21 HALT JMORE THAN 1 BIT IN AND OF 200
22 EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=200
23 JNOW TEST AND OF COMPLIMENTS
24 SOURCE WILL=200 DEST WILL=COMPLIMENT
25 JAND11A:
26 MOV P,1
27 AND P,1,SR
28 HALT JAND OF 200 AND ITS COM FAILED
29 EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
30 JTEST AND OF COMPLIMENTS WITH DEST=200 AND SRC=COM
31 JAND11B:
32 MOV P,1
33 COM 1,2
34 AND 2,1,SR
35 HALT JAND OF 200 AND ITS COM FAILED
36 EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
37 MOVZL P,0 JSET UP NEXT TEST
38 ANDTS 12,7,400
39 JTHE NEXT SERIES IS AN AND TST OF BIT 7
40 JAC=400 COMING INTO THE TEST
41 JAND12:
42 MOV P,1 JAC=400
43 AND P,1,SR JBIT 7 SHD REMAIN=1
44 HALT
45 MOV 1,2
46 ADC P,2
47 COM 2,2,SR JTEST FOR EXTRA BITS
48 HALT JMORE THAN 1 BIT IN AND OF 400
49 EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=400
50 JNOW TEST AND OF COMPLIMENTS
51 SOURCE WILL=400 DEST WILL=COMPLIMENT
52 JAND12A:
53 MOV P,1
54 AND P,1,SR
55 HALT JAND OF 400 AND ITS COM FAILED
56 EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
57 JTEST AND OF COMPLIMENTS WITH DEST=400 AND SRC=COM
58 JAND12B:
59 MOV P,1
60 COM 1,2

```

0057 N2LOG

```

01 03256 147404      AND 2,1,SNR
02 03257 063077      HALT      JAND OF 4000 AND ITS COM FAILED
03      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=M
04 03258 101120      MOVZL 0,0      ISET UP NEXT TEST
05      ANDTS 13,6,1000
06      JTHE NEXT SERIES IS AN AND TST OF BIT 6
07      JACR=1000 COMING INTO THE TEST
08      JAND13:
09 03261 105000      MOV 0,1      JACR=1000
10 03262 107405      AND 0,1,SNR      JBIT 6 SHD REMAIN=1
11 03263 063077      HALT
12 03264 131000      MOV 1,2
13 03265 112000      ADD 0,2
14 03266 150004      COM 2,2,SNR      JTEST FOR EXTRA BITS
15 03267 063077      HALT      JMORE THAN 1 BIT IN AND OF 1000
16      JEXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=1000
17      JNOW TEST AND OF COMPLIMENTS
18      JSOURCE WILL=1000 DEST WILL=COMPLIMENT
19      JAND13A:
20      COM 0,1
21 03270 104000      AND 0,1,SNR
22 03271 107404      HALT      JAND OF 1000 AND ITS COM FAILED
23      JEXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=M
24      JTEST AND OF COMPLIMENTS WITH DEST=1000 AND SRC=COM
25      JAND13H:
26 03273 125000      MOV 0,1
27 03274 130000      COM 1,2
28 03275 147404      AND 2,1,SNR
29 03276 063077      HALT      JAND OF 1000 AND ITS COM FAILED
30      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=M
31 03277 101120      MOVZL 0,0      ISET UP NEXT TEST
32      ANDTS 14,5,2000
33      JTHE NEXT SERIES IS AN AND TST OF BIT 5
34      JACR=2000 COMING INTO THE TEST
35      JAND14:
36 03300 105000      MOV 0,1      JACR=2000
37 03301 107405      AND 0,1,SNR      JBIT 5 SHD REMAIN=1
38 03302 063077      HALT
39 03303 131000      MOV 1,2
40 03304 112000      ADD 0,2
41 03305 150004      COM 2,2,SNR      JTEST FOR EXTRA BITS
42 03306 063077      HALT      JMORE THAN 1 BIT IN AND OF 2000
43      JEXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=2000
44      JNOW TEST AND OF COMPLIMENTS
45      JSOURCE WILL=2000 DEST WILL=COMPLIMENT
46      JAND14A:
47 03307 104000      COM 0,1
48 03310 107404      AND 0,1,SNR
49 03311 063077      HALT      JAND OF 2000 AND ITS COM FAILED
50      JEXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=M
51      JTEST AND OF COMPLIMENTS WITH DEST=2000 AND SRC=COM
52      JAND14H:
53 03312 105000      MOV 0,1
54 03313 130000      COM 1,2
55 03314 147404      AND 2,1,SNR
56 03315 063077      HALT      JAND OF 2000 AND ITS COM FAILED
57      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=M
58 03316 101120      MOVZL 0,0      ISET UP NEXT TEST
59      ANDTS 15,4,4000
60      JTHE NEXT SERIES IS AN AND TST OF BIT 4

```

0058 N2LOG

```

01      JACR=4000 COMING INTO THE TEST
02      JAND15:
03 03317 105000      MOV 0,1      JACR=4000
04 03320 107405      AND 0,1,SNR      JBIT 4 SHD REMAIN=1
05 03321 063077      HALT
06 03322 131000      MOV 1,2
07 03323 112000      ADD 0,2
08 03324 150004      COM 2,2,SNR      JTEST FOR EXTRA BITS
09 03325 063077      HALT      JMORE THAN 1 BIT IN AND OF 4000
10      JEXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=4000
11      JNOW TEST AND OF COMPLIMENTS
12      JSOURCE WILL=4000 DEST WILL=COMPLIMENT
13      JAND15A:
14 03326 104000      COM 0,1
15 03327 107404      AND 0,1,SNR
16 03328 063077      HALT      JAND OF 4000 AND ITS COM FAILED
17      JEXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=M
18      JTEST AND OF COMPLIMENTS WITH DEST=4000 AND SRC=COM
19      JAND15B:
20 03331 105000      MOV 0,1
21 03332 130000      COM 1,2
22 03333 147404      AND 2,1,SNR
23 03334 063077      HALT      JAND OF 4000 AND ITS COM FAILED
24      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=M
25 03335 101120      MOVZL 0,0      ISET UP NEXT TEST
26      ANDTS 10,3,10000
27      JTHE NEXT SERIES IS AN AND TST OF BIT 3
28      JACR=10000 COMING INTO THE TEST
29      JAND16:
30 03336 105000      MOV 0,1      JACR=10000
31 03337 107405      AND 0,1,SNR      JBIT 3 SHD REMAIN=1
32 03338 063077      HALT
33 03341 131000      MOV 1,2
34 03342 112000      ADD 0,2
35 03343 150004      COM 2,2,SNR      JTEST FOR EXTRA BITS
36 03344 063077      HALT      JMORE THAN 1 BIT IN AND OF 10000
37      JEXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=10000
38      JNOW TEST AND OF COMPLIMENTS
39      JSOURCE WILL=10000 DEST WILL=COMPLIMENT
40      JAND16A:
41 03345 104000      COM 0,1
42 03346 107404      AND 0,1,SNR
43 03347 063077      HALT      JAND OF 10000 AND ITS COM FAILED
44      JEXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=M
45      JTEST AND OF COMPLIMENTS WITH DEST=10000 AND SRC=COM
46      JAND16H:
47 03350 105000      MOV 0,1
48 03351 130000      COM 1,2
49 03352 147404      AND 2,1,SNR
50 03353 063077      HALT      JAND OF 10000 AND ITS COM FAILED
51      JEXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=M
52 03354 101120      MOVZL 0,0      ISET UP NEXT TEST
53      ANDTS 17,2,20000
54      JTHE NEXT SERIES IS AN AND TST OF BIT 2
55      JACR=20000 COMING INTO THE TEST
56      JAND17:
57 03355 105000      MOV 0,1      JACR=20000
58 03356 107405      AND 0,1,SNR      JBIT 2 SHD REMAIN=1
59 03357 063077      HALT
60 03358 131000      MOV 1,2

```

0059 N2LOG

```

21 03361 112000      AUC 0,2
22 03362 150004      CUM 2,2,SZR      ;TEST FOR EXTRA BITS
23 03363 063077      HALT              ;MORE THAN 1 BIT IN AND OF 20000
24                      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=20000
25                      ;NOW TEST AND OF COMPLIMENTS
26                      ;SOURCE WILL=20000 DEST WILL=COMPLIMENT
27
28 03364 104000      ;AN17A1
29 03365 107404      COM 0,1
30 03366 063077      AND 0,1,SZR
31                      HALT              ;AND OF 20000 AND ITS COM FAILED
32                      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
33                      ;TEST AND OF COMPLIMENTS WITH DEST=20000 AND SRC=COM
34
35 03367 105000      ;AN17B1
36 03370 130000      MOV 0,1
37 03371 147404      COM 1,2
38 03372 063077      AND 2,1,SZR
39                      HALT              ;AND OF 20000 AND ITS COM FAILED
40                      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
41                      ;MOVZL 0,0      ;SET UP NEXT TEST
42                      ANDTS 10,1,40000
43                      ;THE NEXT SERIES IS AN AND TST OF BIT 1
44                      ;AC0=40000 COMING INTO THE TEST
45
46 03374 105000      ;AND181
47 03375 107405      MOV 0,1      ;AC0=40000
48 03376 063077      AND 0,1,SNR    ;BIT 1 SHD REMAIN=1
49                      HALT
50                      MOV 1,2
51                      ADE 0,2
52                      CUM 2,2,SZR    ;TEST FOR EXTRA BITS
53                      HALT              ;MORE THAN 1 BIT IN AND OF 40000
54                      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=40000
55                      ;NOW TEST AND OF COMPLIMENTS
56                      ;SOURCE WILL=40000 DEST WILL=COMPLIMENT
57
58 03378 104000      ;AN18A1
59 03380 107404      COM 0,1
60 03381 063077      AND 0,1,SZR
61                      HALT              ;AND OF 40000 AND ITS COM FAILED
62                      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
63                      ;TEST AND OF COMPLIMENTS WITH DEST=40000 AND SRC=COM
64
65 03382 105000      ;AN18B1
66 03385 130000      MOV 0,1
67 03386 147404      COM 1,2
68 03387 063077      AND 2,1,SZR
69                      HALT              ;AND OF 40000 AND ITS COM FAILED
70                      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
71                      ;MOVZL 0,0      ;SET UP NEXT TEST
72                      ANDTS 10,0,10000
73                      ;THE NEXT SERIES IS AN AND TST OF BIT 0
74                      ;AC0=10000 COMING INTO THE TEST
75
76 03388 105000      ;AND191
77 03391 107405      MOV 0,1      ;AC0=10000
78 03392 063077      AND 0,1,SNR    ;BIT 0 SHD REMAIN=1
79                      HALT
80                      MOV 1,2
81                      ADE 0,2
82                      CUM 2,2,SZR    ;TEST FOR EXTRA BITS
83                      HALT              ;MORE THAN 1 BIT IN AND OF 10000
84                      ;EXAMINE AC1 TO DETERMINE BIT(S) IN ERROR IT SHD=10000
85                      ;NOW TEST AND OF COMPLIMENTS
86                      ;SOURCE WILL=10000 DEST WILL=COMPLIMENT

```

0060 N2LOG

```

21 03422 104000      ;AN19A1
22 03423 107404      COM 0,1
23 03424 063077      AND 0,1,SZR
24                      HALT              ;AND OF 10000 AND ITS COM FAILED
25                      ;EXAMINE AC1 TO DETERMINE BIT(S) FAILED IT SHD=0
26                      ;TEST AND OF COMPLIMENTS WITH DEST=10000 AND SRC=COM
27
28 03425 105000      ;AN19B1
29 03426 130000      MOV 0,1
30 03427 147404      COM 1,2
31 03428 063077      AND 2,1,SZR
32                      HALT              ;AND OF 10000 AND ITS COM FAILED
33                      ;EXAMINE AC1 TO DETERMINE BITS FAILED IT SHD=0
34 03431 101120      ;MOVZL 0,0      ;SET UP NEXT TEST

```

10061 N2LOG

```

01
02      ;THE NEXT SERIES OF TESTS VERIFY THAT "AND"
03      ;DOES NOT EFFECT "CRY"
04
05 03432 102020 AND20: ADCZ 0,0      ;CRY=0 ACR=-1
06 03433 103402      AND 0,0,SZC    ;CRY SHD STILL=0
07 03434 063077      HALT           ;AND SET CRY=1
08      ;SFE "NOT AND" AND WITH CRY OUT
09
10 03435 102040 AND21: AUCO 0,0      ;AND=1 WITH CRY=1
11 03436 103403      AND 0,0,SNC     ;CRY SHD STILL=1
12 03437 063077      HALT           ;AND OF -1-1 CLRO CRY
13
14      ;TEST AND WITH 00 TO NOT CHNG CRY 0 TO 1
15
16 03440 102000 AND22: ADC 0,0
17 03441 100020      COMZ 0,0
18 03442 103402      AND 0,0,SZC
19 03443 063077      HALT
20      ;TEST AND WITH 00 TO NOT CHNG CRY 1 TO 0
21 03444 102000 AND23: AUC 0,0
22 03445 100040      COMO 0,0
23 03446 103403      AND 0,0,SNC
24 03447 063077      HALT
25
26      ;REPEAT TESTS CHANGING STATE OF CRY DURING AND
27
28 03450 102040 AND24: AUCO 0,0
29 03451 103422      ANDZ 0,0,SZC
30 03452 063077      HALT           ;SEE IR11 NOT IR10 IN NOT SCI
31      ;POSSIBLY TRANSITION TIMING AS AND DID NOT PREV CHNG CRY
32 03453 102020 AND25: ADCZ 0,0
33 03454 103443      ANDO 0,0,SNC   ;SEE NOT OF ABOVE TEST IR10=11
34 03455 063077      HALT           ;CRY WENT TO 0 AND -1 TO -1
35
36 03456 102000 AND26: ADC 0,0
37 03457 100040      COMO 0,0
38 03460 103422      ANDZ 0,0,SZC   ;FURTHER TEST AND IN SCI LOGIC
39 03461 063077      HALT           ;CRY WENT TO 1 AND 0 TO 0
40
41 03462 102000 AND27: AUC 0,0
42 03463 100020      COMZ 0,0
43 03464 103443      ANDO 0,0,SNC
44 03465 063077      HALT           ;CRY WENT 1 TO 0 AND OF 0 TO 0
45
46

```

10062 N2LOG

```

01      ;VERIFY THE EXISTENCE OF INC INSTRUCTION
02      ;FIRST TIME FOR "INC" INSTRUCTION
03 03466 102000 INC01: AUC 0,0
04 03467 100000      COM 0,0
05 03470 101405      INC 0,0,SAR    ;RESULT=0 POSSIBLY ALU CRY NOT
06 03471 063077      HALT           ;AC0 SHD=+1
07 03472 101005      MOV 0,0,SAR
08 03473 063077      HALT           ;MAKE SURE RESULT GOT BACK TO 0
09 03474 100224      MOVZP 0,1,SZR  ;MAKE SURE ONLY +1 NO EXTRAS
10 03475 063077      HALT           ;EXAMINE AC0 FOR EXTRA BITS INC
11      ;AC0=0 POSSIBLY "NOT" IR6 INC LOOKS LIKE NEG
12      ;FOR "NOT" IR7 INC LOOKS LIKE MOV SEE ALU ROM
13      ;FOR IR5 INTO ID ALC ROM INC LOOKS LIKE AND
14
15      ;TEST INC OF +1 TO +2 (2ND TIME FOR INC)
16 03476 102000 INC01: AUC 0,0
17 03477 100140      COMOL 0,0      ;AC0=+1
18 03500 100120      MOVZL 0,1      ;AC1=+2
19 03501 101405      INC 0,0,SNR    ;1+1 SHD=2
20 03502 063077      HALT           ;BIT 15 CARRY TO BIT 14(?)
21 03503 100000      AUC 0,1        ;AC1 SHD NOW=-1 (IF INC WORKED)
22 03504 104004      COM 1,1,SZR    ;AND COM SHD BE 0
23 03505 063077      HALT           ;AC0 INC'D+1 INCORRECT
24      ;EXAMINE AC0 FOR ALU FAILURE IT SHD=+2
25      ;IF AC0 DOES=+2 EXAMINE AC1 FOR AUC+COM FAILURE
26
27      ;TEST TO INSURE ONLY SRC REG IS INVOLVED IN INC
28 03506 102000 INC02: AUC 0,0
29 03507 100000      COM 0,0        ;AC0=0
30 03510 100140      COMOL 0,1      ;AC1=1
31 03511 100140      MOVOL 1,1      ;#3
32 03512 100405      INC 0,1,SNR    ;0+1 SHD=1
33 03513 063077      HALT           ;ALU CRY FAILED (?) ALRDY TESTED
34 03514 101224      MOVZM 1,2,SZR  ;AC1 SHD ONLY=1
35 03515 063077      HALT           ;PROBABLY DESTINATION REG ALSO ADDED
36      ;SFE 2 WHEN ID ALC ROM INC ALSO CAUSES ADD OR AND

```

10063 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

;TEST INC TO CARRY THROUGH ALL 1 BITS  
 ;DEFINE MACRO FOR CARRY TESTS  
 ;MACRO INCT5  
 ;AC0=A4 COMING INTO TEST,+1=AC1=A5  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BITA2 INTO BITA3 WITH RESULT=AC1  
 ;INCA1:  
 INC R,2,SNR ;AC0=A4+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=A5  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 ;  
 ;SET UP FIRST CARRY TEST  
 ADC R,0  
 COM R,0  
 MOVOL R,1  
 INCT5 R3,ALUCHY,15,R,1  
 ;AC0=A4 COMING INTO TEST,+1=AC1=1  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BITALUCHY INTO BIT15 WITH RESULT=AC1  
 ;INCP3:  
 INC R,2,SNR ;AC0=R+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=1  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R4,15,14,1,2  
 ;AC0=1 COMING INTO TEST,+1=AC1=2  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT15 INTO BIT14 WITH RESULT=AC1  
 ;INCP4:  
 INC R,2,SNR ;AC0=1+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=2  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R5,14,13,3,4  
 ;AC0=3 COMING INTO TEST,+1=AC1=4  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT14 INTO BIT13 WITH RESULT=AC1  
 ;INCP5:  
 INC R,2,SNR ;AC0=3+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=4  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT

10064 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R6,13,12,7,10  
 ;AC0=7 COMING INTO TEST,+1=AC1=10  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT13 INTO BIT12 WITH RESULT=AC1  
 ;INCP6:  
 INC R,2,SNR ;AC0=7+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=10  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R7,12,11,17,20  
 ;AC0=17 COMING INTO TEST,+1=AC1=20  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT12 INTO BIT11 WITH RESULT=AC1  
 ;INCP7:  
 INC R,2,SNR ;AC0=17+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=20  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R8,11,10,37,40  
 ;AC0=37 COMING INTO TEST,+1=AC1=40  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT11 INTO BIT10 WITH RESULT=AC1  
 ;INCP8:  
 INC R,2,SNR ;AC0=37+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=40  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R9,10,9,77,100  
 ;AC0=77 COMING INTO TEST,+1=AC1=100  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT10 INTO BIT9 WITH RESULT=AC1  
 ;INCP9:  
 INC R,2,SNR ;AC0=77+1 AND BE NON ZERO  
 HALT ;INC RESULT SHD=100  
 MOV 2,3  
 ADC 1,3 ;ADC SUM OF 1+3 SHD=-1  
 COM 3,3,SZR ;THEN 0  
 HALT  
 MOVOL R,0 ;SET UP CONSTANTS NEXT TEST  
 MOVZL 1,1 ;SET UP RESULT NEXT TEST  
 INCT5 R10,9,8,177,200  
 ;AC0=177 COMING INTO TEST,+1=AC1=200  
 ;INC INSTRUCTION SHOULD CAUSE CARRY THROUGH  
 ;BIT9 INTO BIT8 WITH RESULT=AC1  
 ;INCP10:  
 INC R,2,SNR ;AC0=177+1 AND BE NON ZERO

0065 N2LOG

```

01 03612 063077      HALT          JINC RESULT SHD=200
02 03613 155000      MOV 2,3
03 03614 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
04 03615 174004      COM 3,3,SZR    JTHEN 0
05 03616 063077      HALT
06 03617 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
07 03620 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
08                      INCTS 11,8,7,377,400
09 JAC0=377 COMING INTO TEST.+1=AC1=400
10 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
11 JBIT0 INTO HIT7 WITH RESULT=AC1
12 JINC11:
13 03621 111405      INC 0,2,SNR    JAC0=377+1 AND BE NON ZERO
14 03622 063077      HALT          JINC RESULT SHD=400
15 03623 155000      MOV 2,3
16 03624 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
17 03625 174004      COM 3,3,SZR    JTHEN 0
18 03626 063077      HALT
19 03627 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
20 03630 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
21                      INCTS 12,7,6,777,1000
22 JAC0=777 COMING INTO TEST.+1=AC1=1000
23 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
24 JBIT7 INTO HIT6 WITH RESULT=AC1
25 JINC12:
26 03631 111405      INC 0,2,SNR    JAC0=777+1 AND BE NON ZERO
27 03632 063077      HALT          JINC RESULT SHD=1000
28 03633 155000      MOV 2,3
29 03634 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
30 03635 174004      COM 3,3,SZR    JTHEN 0
31 03636 063077      HALT
32 03637 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
33 03640 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
34                      INCTS 13,6,5,1777,2000
35 JAC0=1777 COMING INTO TEST.+1=AC1=2000
36 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
37 JBIT6 INTO HIT5 WITH RESULT=AC1
38 JINC13:
39 03641 111405      INC 0,2,SNR    JAC0=1777+1 AND BE NON ZERO
40 03642 063077      HALT          JINC RESULT SHD=2000
41 03643 155000      MOV 2,3
42 03644 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
43 03645 174004      COM 3,3,SZR    JTHEN 0
44 03646 063077      HALT
45 03647 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
46 03650 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
47                      INCTS 14,5,4,3777,4000
48 JAC0=3777 COMING INTO TEST.+1=AC1=4000
49 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
50 JBIT5 INTO HIT4 WITH RESULT=AC1
51 JINC14:
52 03651 111405      INC 0,2,SNR    JAC0=3777+1 AND BE NON ZERO
53 03652 063077      HALT          JINC RESULT SHD=4000
54 03653 155000      MOV 2,3
55 03654 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
56 03655 174004      COM 3,3,SZR    JTHEN 0
57 03656 063077      HALT
58 03657 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
59 03660 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
60                      INCTS 15,4,3,7777,10000

```

0066 N2LOG

```

01 JAC0=7777 COMING INTO TEST.+1=AC1=10000
02 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
03 JBIT4 INTO HIT3 WITH RESULT=AC1
04 JINC15:
05 03661 111405      INC 0,2,SNR    JAC0=7777+1 AND BE NON ZERO
06 03662 063077      HALT          JINC RESULT SHD=10000
07 03663 155000      MOV 2,3
08 03664 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
09 03665 174004      COM 3,3,SZR    JTHEN 0
10 03666 063077      HALT
11 03667 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
12 03670 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
13                      INCTS 15,3,2,17777,20000
14 JAC0=17777 COMING INTO TEST.+1=AC1=20000
15 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
16 JBIT3 INTO HIT2 WITH RESULT=AC1
17 JINC16:
18 03671 111405      INC 0,2,SNR    JAC0=17777+1 AND BE NON ZERO
19 03672 063077      HALT          JINC RESULT SHD=20000
20 03673 155000      MOV 2,3
21 03674 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
22 03675 174004      COM 3,3,SZR    JTHEN 0
23 03676 063077      HALT
24 03677 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
25 03680 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
26                      INCTS 17,2,1,37777,40000
27 JAC0=37777 COMING INTO TEST.+1=AC1=40000
28 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
29 JBIT2 INTO HIT1 WITH RESULT=AC1
30 JINC17:
31 03701 111405      INC 0,2,SNR    JAC0=37777+1 AND BE NON ZERO
32 03702 063077      HALT          JINC RESULT SHD=40000
33 03703 155000      MOV 2,3
34 03704 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
35 03705 174004      COM 3,3,SZR    JTHEN 0
36 03706 063077      HALT
37 03707 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
38 03710 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST
39                      INCTS 18,1,0,77777,100000
40 JAC0=77777 COMING INTO TEST.+1=AC1=100000
41 JINC INSTRUCTION SHOULD CAUSE CARRY THROUGH
42 JBIT1 INTO HIT0 WITH RESULT=AC1
43 JINC18:
44 03711 111405      INC 0,2,SNR    JAC0=77777+1 AND BE NON ZERO
45 03712 063077      HALT          JINC RESULT SHD=100000
46 03713 155000      MOV 2,3
47 03714 136000      ADC 1,3        JADC SUM OF 1+3 SHD=-1
48 03715 174004      COM 3,3,SZR    JTHEN 0
49 03716 063077      HALT
50 03717 101140      MOVOL 0,0     JSET UP CONSTANTS NEXT TEST
51 03720 125120      MOVZL 1,1     JSET UP RESULT NEXT TEST

```

10067 N2LOG

```

01
02      ;TEST INC OF -1 AC TO=0 WITH CRY COMP R TO 1
03 03721 102040 INC20: ADC0 0,0
04 03722 101424      INCZ 0,0,SZR
05 03723 063077      HALT      ;INC=1 DID NOT=0
06 03724 101003      MOV 0,0,SNC
07 03725 063077      HALT      ;CRY OUT DID NOT COM 0 TO 1
08      ;EXAMINE AC0 FOR ALU FAILURE IF FIRST HALT
09      ;TEST INC OF -1 AC TO=0 AND CRY TO COMP 1 TO 0
10
11 03726 102020 INC21: ADCZ 0,0
12 03727 101444      INC0 0,0,SZR
13 03730 063077      HALT      ;INC=1 DID NOT=0
14 03731 101002      MOV 0,0,SZC
15 03732 063077      HALT      ;CRY OUT DID NOT COM 1 TO 0
16      ;EXAMINE AC0 FOR ALU FAILURE IF FIRST HALT

```

10068 N2LOG

```

01
02      ;FIRST USE OF NEG INSTRUCTION
03      ;NEG=1 TO -1 TO VERIFY CORRECT INSTR REF
04
05 03733 102000 NEG00: ADC 0,0
06 03734 100405      NEG 0,0,SNR
07 03735 063077      HALT      ;NEG MAY=COM+INC+SUB
08 03736 100224      MOVZR 0,1,SZK
09 03737 063077      HALT      ;NEG OF -1 SOMETHING OTHER THAN +1
10      ;EXAMINE AC0 FOR ALU ERROR
11
12      ;THE NEGATION OF +1 SHD=-1
13
14 03740 102000 NEG01: ADC 0,0      ;SET=-1
15 03741 100140      COM0L 0,0      ;MAKES AC0=1
16 03742 100405      NEG 0,0,SNR      ;MAKES AC0=-1
17 03743 063077      HALT      ;(?)
18 03744 104004      COM 0,1,SZK      ;RESULT REALLY=-1
19 03745 063077      HALT      ;NEG OF +1 SOMETHING OTHER THAN -1
20      ;EXAMINE AC0 FOR ALU ERROR OR AC1 FOR COM
21
22      ;DEFINE MACRO FOR FURTHER TESTS OF NEG
23      ;MACRO NEGTS
24      ;AC0=A4 COMING INTO TEST IT SHD NEG TO=A5
25      ;NEG IS EQUIVALENT TO COM+INC
26      ;CARRY IS THROUGH BIT A2 BUT SHOULD STORE AT BIT A3
27      ;AND HIGHER ORDER BITS SHOULD REMAIN 1'S
28      ;NEG01:
29      NEG 0,2,SNR      ;A4+1 SHD=A5
30      HALT      ;CARRY WENT THROUGH BIT A3
31      MOV 2,3
32      ADC 1,3      ;AC1=COM OF A5 AC3 SHD=-1
33      COM 3,3,SZR      ;RESULT COM -1 SHD=0
34      HALT      ;EXAM AC2 FOR ALU ERR SHD=A5
35      ;AC2=A5 IT SHOULD NEG AGAIN TO=AC0 OR A4
36      ;NEG01A:
37      NEG 2,3      ;AC2=A5 3 SHD=A4
38      ADC 0,3      ;AC3 SHD NOW=-1
39      COM 3,3,SZR      ;AND ITS COM=0
40      HALT      ;A5 DID NOT NEG TO A4
41      ;EXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF A4
42      MOVZL 0,0
43      MOVZL 1,1      ;SET UP NEXT TEST
44      X

```

10069 N2LOG

```

01
02 JSET UP NEG TESTS
03 JSTART WITH AC0=1 AC1=0
04 J2ND TEST AC0=2 AC1=1
05
06 03746 120000 ADC 1,1 JSET UP AC1=-1
07 03747 120140 COMOL 1,0 JAC0=-1
08
09 NEGTS 03,ALUCRY,15,1,177777
10 JAC0=1 COMING INTO TEST IT SHD NEG TO=177777
11 JNEG IS EQUIVALENT TO COM+INC
12 JCARRY IS THROUGH BIT ALUCRY BUT SHOULD STORE AT BIT 15
13 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
14 JNEG03:
15 03750 110405 NEG 0,2,SNR J1+1 SHD=177777
16 03751 063077 HALT JCARRY WENT THROUGH BIT 15
17 03752 155000 MOV 2,3
18 03753 136000 ADC 1,3 JAC1=COM OF 177777 AC3 SHD=-1
19 03754 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
20 03755 063077 HALT JEXAM AC2 FOR ALU ERR SHD=177777
21 JAC2=177777 IT SHOULD NEG AGAIN TO=AC0 OR 1
22 JNG03A:
23 03756 154400 NEG 2,3 JAC2=177777 3 SHD=1
24 03757 116000 ADC 0,3 JAC3 SHD NO=-1
25 03760 174014 COM 3,3,SZR JAND ITS COM=0
26 03761 063077 HALT J177777 DID NOT NEG TO 1
27 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 1
28 MOVZL 0,0
29 MOVZL 1,1 JSET UP NEXT TEST
30 NEGTS 04,15,14,2,177776
31 JAC0=2 COMING INTO TEST IT SHD NEG TO=177776
32 JNEG IS EQUIVALENT TO COM+INC
33 JCARRY IS THROUGH BIT 15 BUT SHOULD STORE AT BIT 14
34 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
35 JNEG04:
36 03764 110405 NEG 0,2,SNR J2+1 SHD=177776
37 03765 063077 HALT JCARRY WENT THROUGH BIT 14
38 03766 155000 MOV 2,3
39 03767 136000 ADC 1,3 JAC1=COM OF 177776 AC3 SHD=-1
40 03770 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
41 03771 063077 HALT JEXAM AC2 FOR ALU ERR SHD=177776
42 JAC2=177776 IT SHOULD NEG AGAIN TO=AC0 OR 2
43 JNG04A:
44 03772 154400 NEG 2,3 JAC2=177776 3 SHD=2
45 03773 116000 ADC 0,3 JAC3 SHD NO=-1
46 03774 174014 COM 3,3,SZR JAND ITS COM=0
47 03775 063077 HALT J177776 DID NOT NEG TO 2
48 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 2
49 MOVZL 0,0
50 MOVZL 1,1 JSET UP NEXT TEST
51 NEGTS 05,14,13,4,177774
52 JAC0=4 COMING INTO TEST IT SHD NEG TO=177774
53 JNEG IS EQUIVALENT TO COM+INC
54 JCARRY IS THROUGH BIT 14 BUT SHOULD STORE AT BIT 13
55 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
56 JNEG05:
57 04000 110405 NEG 0,2,SNR J4+1 SHD=177774
58 04001 063077 HALT JCARRY WENT THROUGH BIT 13
59 04002 155000 MOV 2,3
60 04003 136000 ADC 1,3 JAC1=COM OF 177774 AC3 SHD=-1

```

10070 N2LOG

```

01 04004 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
02 04005 063077 HALT JEXAM AC2 FOR ALU ERR SHD=177774
03 JAC2=177774 IT SHOULD NEG AGAIN TO=AC0 OR 4
04 JNG05A:
05 04006 154400 NEG 2,3 JAC2=177774 3 SHD=4
06 04007 116000 ADC 0,3 JAC3 SHD NO=-1
07 04010 174014 COM 3,3,SZR JAND ITS COM=0
08 04011 063077 HALT J177774 DID NOT NEG TO 4
09 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 4
10 MOVZL 0,0
11 MOVZL 1,1 JSET UP NEXT TEST
12 NEGTS 06,13,12,10,177770
13 JAC0=10 COMING INTO TEST IT SHD NEG TO=177770
14 JNEG IS EQUIVALENT TO COM+INC
15 JCARRY IS THROUGH BIT 13 BUT SHOULD STORE AT BIT 12
16 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
17 JNEG06:
18 04014 110405 NEG 0,2,SNR J10+1 SHD=177770
19 04015 063077 HALT JCARRY WENT THROUGH BIT 12
20 04016 155000 MOV 2,3
21 04017 136000 ADC 1,3 JAC1=COM OF 177770 AC3 SHD=-1
22 04020 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
23 04021 063077 HALT JEXAM AC2 FOR ALU ERR SHD=177770
24 JAC2=177770 IT SHOULD NEG AGAIN TO=AC0 OR 10
25 JNG06A:
26 04022 154400 NEG 2,3 JAC2=177770 3 SHD=10
27 04023 116000 ADC 0,3 JAC3 SHD NO=-1
28 04024 174014 COM 3,3,SZR JAND ITS COM=0
29 04025 063077 HALT J177770 DID NOT NEG TO 10
30 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 10
31 MOVZL 0,0
32 MOVZL 1,1 JSET UP NEXT TEST
33 NEGTS 07,12,11,20,177760
34 JAC0=20 COMING INTO TEST IT SHD NEG TO=177760
35 JNEG IS EQUIVALENT TO COM+INC
36 JCARRY IS THROUGH BIT 12 BUT SHOULD STORE AT BIT 11
37 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
38 JNEG07:
39 04030 110405 NEG 0,2,SNR J20+1 SHD=177760
40 04031 063077 HALT JCARRY WENT THROUGH BIT 11
41 04032 155000 MOV 2,3
42 04033 136000 ADC 1,3 JAC1=COM OF 177760 AC3 SHD=-1
43 04034 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
44 04035 063077 HALT JEXAM AC2 FOR ALU ERR SHD=177760
45 JAC2=177760 IT SHOULD NEG AGAIN TO=AC0 OR 20
46 JNG07A:
47 04036 154400 NEG 2,3 JAC2=177760 3 SHD=20
48 04037 116000 ADC 0,3 JAC3 SHD NO=-1
49 04040 174014 COM 3,3,SZR JAND ITS COM=0
50 04041 063077 HALT J177760 DID NOT NEG TO 20
51 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 20
52 MOVZL 0,0
53 MOVZL 1,1 JSET UP NEXT TEST
54 NEGTS 08,11,10,40,177740
55 JAC0=40 COMING INTO TEST IT SHD NEG TO=177740
56 JNEG IS EQUIVALENT TO COM+INC
57 JCARRY IS THROUGH BIT 11 BUT SHOULD STORE AT BIT 10
58 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
59 JNEG08:
60 04044 110405 NEG 0,2,SNR J40+1 SHD=177740

```

0071 N2LOG

```

01 04045 063077      HALT          ICARRY WENT THROUGH BIT 10
02 04046 155000      MOV 2,3
03 04047 136000      ADC 1,3          IAC1=COM OF 177740 AC3 SHD=-1
04 04050 174004      COM 3,3,SZR      IRESULT COM -1 SHD=0
05 04051 063077      HALT          IEXAM AC2 FOR ALU ERR SHD=177740
06                                     IAC2=177740 IT SHOULD NEG AGAIN TO=AC0 OR 40
07 JNG00A:
08 04052 154400      NEG 2,3          IAC2=177740 3 SHD=40
09 04053 116000      ADC 0,3          IAC3 SHD NOW=-1
10 04054 174014      COM 3,3,SZR      IAND ITS COM=0
11 04055 063077      HALT          I177740 DID NOT NEG TO 40
12 IEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 40
13 04056 101120      MOVZL 0,0      ISET UP NEXT TEST
14 04057 125120      MOVZL 1,1      NEGTS 09,10,9,100,177700
15                                     IAC0=100 COMING INTO TEST IT SHD NEG TO=177700
16 JNEG IS EQUIVALENT TO COM+INC
17 ICARRY IS THROUGH BIT 10 BUT SHOULD STORE AT BIT 9
18 IAND HIGHER ORDER BITS SHOULD REMAIN 1'S
19 JNEG09:
20 04060 110405      NEG 0,2,SNR      I100+1 SHD=177700
21 04061 063077      HALT          ICARRY WENT THROUGH BIT 9
22 04062 155000      MOV 2,3
23 04063 136000      ADC 1,3          IAC1=COM OF 177700 AC3 SHD=-1
24 04064 174004      COM 3,3,SZR      IRESULT COM -1 SHD=0
25 04065 063077      HALT          IEXAM AC2 FOR ALU ERR SHD=177700
26                                     IAC2=177700 IT SHOULD NEG AGAIN TO=AC0 OR 100
27 JNG00A:
28 04066 154400      NEG 2,3          IAC2=177700 3 SHD=100
29 04067 116000      ADC 0,3          IAC3 SHD NOW=-1
30 04068 174014      COM 3,3,SZR      IAND ITS COM=0
31 04069 063077      HALT          I177700 DID NOT NEG TO 100
32 IEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 100
33 04072 101120      MOVZL 0,0      ISET UP NEXT TEST
34 04073 125120      MOVZL 1,1      NEGTS 10,9,8,200,177600
35                                     IAC0=200 COMING INTO TEST IT SHD NEG TO=177600
36 JNEG IS EQUIVALENT TO COM+INC
37 ICARRY IS THROUGH BIT 9 BUT SHOULD STORE AT BIT 8
38 IAND HIGHER ORDER BITS SHOULD REMAIN 1'S
39 JNEG10:
40 04074 110405      NEG 0,2,SNR      I200+1 SHD=177600
41 04075 063077      HALT          ICARRY WENT THROUGH BIT 8
42 04076 155000      MOV 2,3
43 04077 136000      ADC 1,3          IAC1=COM OF 177600 AC3 SHD=-1
44 04078 174004      COM 3,3,SZR      IRESULT COM -1 SHD=0
45 04079 063077      HALT          IEXAM AC2 FOR ALU ERR SHD=177600
46                                     IAC2=177600 IT SHOULD NEG AGAIN TO=AC0 OR 200
47 JNG10A:
48 04102 154400      NEG 2,3          IAC2=177600 3 SHD=200
49 04103 116000      ADC 0,3          IAC3 SHD NOW=-1
50 04104 174014      COM 3,3,SZR      IAND ITS COM=0
51 04105 063077      HALT          I177600 DID NOT NEG TO 200
52 IEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 200
53 04106 101120      MOVZL 0,0      ISET UP NEXT TEST
54 04107 125120      MOVZL 1,1      NEGTS 11,8,7,400,177400
55                                     IAC0=400 COMING INTO TEST IT SHD NEG TO=177400
56 JNEG IS EQUIVALENT TO COM+INC
57 ICARRY IS THROUGH BIT 8 BUT SHOULD STORE AT BIT 7

```

0072 N2LOG

```

01 IAND HIGHER ORDER BITS SHOULD REMAIN 1'S
02 JNEG11:
03 04110 110405      NEG 0,2,SNR      I400+1 SHD=177400
04 04111 063077      HALT          ICARRY WENT THROUGH BIT 7
05 04112 155000      MOV 2,3
06 04113 136000      ADC 1,3          IAC1=COM OF 177400 AC3 SHD=-1
07 04114 174004      COM 3,3,SZR      IRESULT COM -1 SHD=0
08 04115 063077      HALT          IEXAM AC2 FOR ALU ERR SHD=177400
09                                     IAC2=177400 IT SHOULD NEG AGAIN TO=AC0 OR 400
10 JNG11A:
11 04116 154400      NEG 2,3          IAC2=177400 3 SHD=400
12 04117 116000      ADC 0,3          IAC3 SHD NOW=-1
13 04120 174014      COM 3,3,SZR      IAND ITS COM=0
14 04121 063077      HALT          I177400 DID NOT NEG TO 400
15 IEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 400
16 04122 101120      MOVZL 0,0      ISET UP NEXT TEST
17 04123 125120      MOVZL 1,1      NEGTS 12,7,6,100,177000
18                                     IAC0=100 COMING INTO TEST IT SHD NEG TO=177000
19 JNEG IS EQUIVALENT TO COM+INC
20 ICARRY IS THROUGH BIT 7 BUT SHOULD STORE AT BIT 6
21 IAND HIGHER ORDER BITS SHOULD REMAIN 1'S
22 JNEG12:
23 04124 110405      NEG 0,2,SNR      I100+1 SHD=177000
24 04125 063077      HALT          ICARRY WENT THROUGH BIT 6
25 04126 155000      MOV 2,3
26 04127 136000      ADC 1,3          IAC1=COM OF 177000 AC3 SHD=-1
27 04128 174004      COM 3,3,SZR      IRESULT COM -1 SHD=0
28 04129 063077      HALT          IEXAM AC2 FOR ALU ERR SHD=177000
29                                     IAC2=177000 IT SHOULD NEG AGAIN TO=AC0 OR 100
30 JNG12A:
31 04132 154400      NEG 2,3          IAC2=177000 3 SHD=100
32 04133 116000      ADC 0,3          IAC3 SHD NOW=-1
33 04134 174014      COM 3,3,SZR      IAND ITS COM=0
34 04135 063077      HALT          I177000 DID NOT NEG TO 100
35 IEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 100
36 04136 101120      MOVZL 0,0      ISET UP NEXT TEST
37 04137 125120      MOVZL 1,1      NEGTS 13,6,5,200,176000
38                                     IAC0=200 COMING INTO TEST IT SHD NEG TO=176000
39 JNEG IS EQUIVALENT TO COM+INC
40 ICARRY IS THROUGH BIT 6 BUT SHOULD STORE AT BIT 5
41 IAND HIGHER ORDER BITS SHOULD REMAIN 1'S
42 JNEG13:
43 04140 110405      NEG 0,2,SNR      I200+1 SHD=176000
44 04141 063077      HALT          ICARRY WENT THROUGH BIT 5
45 04142 155000      MOV 2,3
46 04143 136000      ADC 1,3          IAC1=COM OF 176000 AC3 SHD=-1
47 04144 174004      COM 3,3,SZR      IRESULT COM -1 SHD=0
48 04145 063077      HALT          IEXAM AC2 FOR ALU ERR SHD=176000
49                                     IAC2=176000 IT SHOULD NEG AGAIN TO=AC0 OR 200
50 JNG13A:
51 04146 154400      NEG 2,3          IAC2=176000 3 SHD=200
52 04147 116000      ADC 0,3          IAC3 SHD NOW=-1
53 04150 174014      COM 3,3,SZR      IAND ITS COM=0
54 04151 063077      HALT          I176000 DID NOT NEG TO 200
55 IEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 200
56 04152 101120      MOVZL 0,0      ISET UP NEXT TEST
57 04153 125120      MOVZL 1,1      NEGTS 14,5,4,400,174000

```

0073 N2LOG

```

01 JACB=40000 COMING INTO TEST IT SHD NEG TO=174000
02 JNEG IS EQUIVALENT TO COM+INC
03 JCARRY IS THROUGH BIT 5 BUT SHOULD STORE AT BIT 4
04 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
05 JNEG14:
06 04154 110405 NEG 0,2,SNR J40000+1 SHD=174000
07 04155 063077 HALT JCARRY WENT THROUGH BIT 4
08 04156 155000 MOV 2,3
09 04157 136000 ADC 1,3 JAC1=COM OF 174000 AC3 SHD=-1
10 04160 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
11 04161 063077 HALT JEXAM AC2 FOR ALU ERR SHD=174000
12 JAC2=174000 IT SHOULD NEG AGAIN TO=AC0 OR 4000
13 JNG14A:
14 04162 154400 NEG 2,3 JAC2=174000 3 SHD=4000
15 04163 116000 ADC 0,3 JAC3 SHD NOW=-1
16 04164 174014 COM 3,3,SZR JAND ITS COM=0
17 04165 063077 HALT J174000 DID NOT NEG TO 4000
18 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 4000
19 04166 101120 MOVZL 0,0
20 04167 125120 MOVZL 1,1 JSET UP NEXT TEST
21 NEGTS 15,4,3,10000,170000
22 JACB=10000 COMING INTO TEST IT SHD NEG TO=170000
23 JNEG IS EQUIVALENT TO COM+INC
24 JCARRY IS THROUGH BIT 4 BUT SHOULD STORE AT BIT 3
25 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
26 JNEG15:
27 04170 110405 NEG 0,2,SNR J10000+1 SHD=170000
28 04171 063077 HALT JCARRY WENT THROUGH BIT 3
29 04172 155000 MOV 2,3
30 04173 136000 ADC 1,3 JAC1=COM OF 170000 AC3 SHD=-1
31 04174 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
32 04175 063077 HALT JEXAM AC2 FOR ALU ERR SHD=170000
33 JAC2=170000 IT SHOULD NEG AGAIN TO=AC0 OR 10000
34 JNG15A:
35 04176 154400 NEG 2,3 JAC2=170000 3 SHD=10000
36 04177 116000 ADC 0,3 JAC3 SHD NOW=-1
37 04200 174014 COM 3,3,SZR JAND ITS COM=0
38 04201 063077 HALT J170000 DID NOT NEG TO 10000
39 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 10000
40 04202 101120 MOVZL 0,0
41 04203 125120 MOVZL 1,1 JSET UP NEXT TEST
42 NEGTS 16,3,1,20000,160000
43 JACB=20000 COMING INTO TEST IT SHD NEG TO=160000
44 JNEG IS EQUIVALENT TO COM+INC
45 JCARRY IS THROUGH BIT 3 BUT SHOULD STORE AT BIT 1
46 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
47 JNEG16:
48 04204 110405 NEG 0,2,SNR J20000+1 SHD=160000
49 04205 063077 HALT JCARRY WENT THROUGH BIT 1
50 04206 155000 MOV 2,3
51 04207 136000 ADC 1,3 JAC1=COM OF 160000 AC3 SHD=-1
52 04210 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
53 04211 063077 HALT JEXAM AC2 FOR ALU ERR SHD=160000
54 JAC2=160000 IT SHOULD NEG AGAIN TO=AC0 OR 20000
55 JNG16A:
56 04212 154400 NEG 2,3 JAC2=160000 3 SHD=20000
57 04213 116000 ADC 0,3 JAC3 SHD NOW=-1
58 04214 174014 COM 3,3,SZR JAND ITS COM=0
59 04215 063077 HALT J160000 DID NOT NEG TO 20000
60 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 20000

```

0074 N2LOG

```

01 04216 101120 MOVZL 0,0
02 04217 125120 MOVZL 1,1 JSET UP NEXT TEST
03 NEGTS 17,2,1,40000,140000
04 JACB=40000 COMING INTO TEST IT SHD NEG TO=140000
05 JNEG IS EQUIVALENT TO COM+INC
06 JCARRY IS THROUGH BIT 2 BUT SHOULD STORE AT BIT 1
07 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
08 JNEG17:
09 04220 110405 NEG 0,2,SNR J40000+1 SHD=140000
10 04221 063077 HALT JCARRY WENT THROUGH BIT 1
11 04222 155000 MOV 2,3
12 04223 136000 ADC 1,3 JAC1=COM OF 140000 AC3 SHD=-1
13 04224 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
14 04225 063077 HALT JEXAM AC2 FOR ALU ERR SHD=140000
15 JAC2=140000 IT SHOULD NEG AGAIN TO=AC0 OR 40000
16 JNG17A:
17 04226 154400 NEG 2,3 JAC2=140000 3 SHD=40000
18 04227 116000 ADC 0,3 JAC3 SHD NOW=-1
19 04230 174014 COM 3,3,SZR JAND ITS COM=0
20 04231 063077 HALT J140000 DID NOT NEG TO 40000
21 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 40000
22 04232 101120 MOVZL 0,0
23 04233 125120 MOVZL 1,1 JSET UP NEXT TEST
24 NEGTS 18,1,0,10000,100000
25 JACB=10000 COMING INTO TEST IT SHD NEG TO=100000
26 JNEG IS EQUIVALENT TO COM+INC
27 JCARRY IS THROUGH BIT 1 BUT SHOULD STORE AT BIT 0
28 JAND HIGHER ORDER BITS SHOULD REMAIN 1'S
29 JNEG18:
30 04234 110405 NEG 0,2,SNR J10000+1 SHD=100000
31 04235 063077 HALT JCARRY WENT THROUGH BIT 0
32 04236 155000 MOV 2,3
33 04237 136000 ADC 1,3 JAC1=COM OF 100000 AC3 SHD=-1
34 04240 174004 COM 3,3,SZR JRESULT COM -1 SHD=0
35 04241 063077 HALT JEXAM AC2 FOR ALU ERR SHD=100000
36 JAC2=100000 IT SHOULD NEG AGAIN TO=AC0 OR 100000
37 JNG18A:
38 04242 154400 NEG 2,3 JAC2=100000 3 SHD=100000
39 04243 116000 ADC 0,3 JAC3 SHD NOW=-1
40 04244 174014 COM 3,3,SZR JAND ITS COM=0
41 04245 063077 HALT J100000 DID NOT NEG TO 100000
42 JEXAMINE AC3 FOR ALU FAILURE SHD=-1 CREATED BY ADC OF 100000
43 04246 101120 MOVZL 0,0
44 04247 125120 MOVZL 1,1 JSET UP NEXT TEST

```

10075 N2LOG

```

01      JAC0=0 COMING INTO TEST IT SHD NEG TO 00
02      JCARRY IS THROUGH BIT 0 AND SHOULD COM CRY
03 04250 110404 NEG19: NEG 0,2,SZR      I=0+1=0
04 04251 063077      HALT              ISEE AC2 NOT=0
05 04252 155000      MOV 2,3
06 04253 136000      ADC 1,3
07 04254 174004      COM 3,3,SZR      ISKP AC2 REALLY=0
08 04255 063077      HALT              ISEE AC2 SHD =0
09      JAC2 =0 IT SHD NEGATE TO =0 IN AC3
10 04256 154400 NG19A: NEG 2,3
11 04257 116000      ADC 0,3
12 04260 174014      COM# 3,3,SZR
13 04261 063077      HALT              I0 DID NOT NEG TO 0
14      JEXAMINE AC3 FOR ALU FAILURE SHD =-1 CREATED BY ADC OF 0
15
16      JNEGATING 0 SHOULD COMPLIMENT CRY 0 TO 1
17
18 04262 102000 NEG20: ADC 0,0
19 04263 100040      COMO 0,0
20 04264 100423      NEGZ 0,0,SNC
21 04265 063077      HALT              JNEG 0 DID NOT SET CRY
22
23      JNEGATING 0 SHOULD COM CRY 1 TO 0
24
25 04266 102000 NEG21: ADC 0,0
26 04267 100020      COMZ 0,0
27 04270 100442      NEG0 0,0,SZC
28 04271 063077      HALT              JNEG 0 DID NOT CLR CRY

```

10076 N2LOG

```

01
02      JTEST FOR EXISTANCE OF SUB INSTRUCTION
03      JFIRST TIME FOR SUR
04
05 04272 102000 SUR00: ADC 0,0      JAC0=-1
06 04273 102404      SUR 0,0,SZR      JSUB =1 FROM -1
07 04274 063077      HALT              JEXAMINE AC0 FOR ERR SHD=0
08      JSUBTRACT +1 FROM +1 CHECK FOR 0 RESULT (2ND SUB)
09 04275 102000 SUR01: ADC 0,0
10 04276 100405      NEG 0,0,SNR      JSET AC0=+1
11 04277 063077      HALT              JSET UP FAILED AC0 SHD=+1
12 04300 102404      SUR 0,0,SZR      I+1=+1 SHD=0
13 04301 063077      HALT              JSUB +1=+1 FAILED SEE AC0
14
15      JDEFINE SUBTRACT "SUR" TEST MACRO
16
17      JMACRO SUBTS
18      JAC0=+2 COMING INTO THIS TEST A2=A2 SHOULD=0 RESULT
19      J0=A2 NEGATED=A2 SHD=0 INTO AC3
20      JSUBA1:
21      MOV0 0,1
22      SURZ 0,1,SZR
23      HALT              JA2=A2 SEE AC1 SHD=0
24      MOV 0,0,SHN      J0 CRY SHD =1 FROM CRYOUT
25      HALT              JAC0=A2(7) CRY SHD=1
26      ADC 2,2
27      COM 2,2 JMAKE AC2=0 FOR TEST
28      J0=A2 SHOULD=-A2 NEGATED TO AC3
29      SUR 0,2          J0=A2
30      NEGZ 2,3          JNEGATED SHD=A2
31      SUR0 0,3,SZR      JA2=A2 SHD=0 AGAIN
32      HALT
33      MOV 0,0,SZC      JCRY SHD COMP 1 TO 0
34      HALT              JCRY OUT FAILED
35      MOVZL 0,0        JSET UP NEXT TEST
36      X
37
38      JSET UP SUBTRACT TESTS
39 04302 102000      ADC 0,0
40 04303 102140      COMOL 0,0

```

10077 N2LOG

```

01
02
03
04
05
06 04304 105040
07 04305 106424
08 04306 063077
09 04307 101007
10 04310 063077
11 04311 152000
12 04312 150000
13
14 04313 112400
15 04314 154420
16 04315 116444
17 04316 063077
18 04317 101002
19 04320 063077
20 04321 101120
21
22
23
24
25 04322 105040
26 04323 106424
27 04324 063077
28 04325 101007
29 04326 063077
30 04327 152000
31 04330 150000
32
33 04331 112400
34 04332 154420
35 04333 116444
36 04334 063077
37 04335 101002
38 04336 063077
39 04337 101120
40
41
42
43
44 04340 105040
45 04341 106424
46 04342 063077
47 04343 101007
48 04344 063077
49 04345 152000
50 04346 150000
51
52 04347 112400
53 04350 154420
54 04351 116444
55 04352 063077
56 04353 101002
57 04354 063077
58 04355 101120
59
60

```

SURTS 02,1  
 IAC0=1 COMING INTO THIS TEST 1-1 SHOULD=0 RESULT  
 I0=1 NEGATED-1 SHD=0 INTO AC3  
 ISUB02:  
 MOV0 0,1  
 SURZ 0,1,SZR  
 HALT I1-1 SEE AC1 SHD=0  
 MOV 0,0,SHN I0 CRY SHD =1 FROM CRYOUT  
 HALT IAC0=1(?) CRY SHD=1  
 ADC 2,2  
 COM 2,2 IMAKE AC2=0 FOR TEST  
 I0=1 SHOULD=-1 NEGATED TO AC3  
 SUR 0,2 I0=1  
 NEGZ 2,3 INEGATED SHD=1  
 SUB0 0,3,SZR I1=1 SHD=0 AGAIN  
 HALT  
 MOV 0,0,SZC ICRY SHD COMP 1 TO 0  
 HALT ICRY OUT FAILED  
 MOVZL 0,0 ISET UP NEXT TEST  
 SURTS 03,2  
 IAC0=2 COMING INTO THIS TEST 2-2 SHOULD=0 RESULT  
 I0=2 NEGATED-2 SHD=0 INTO AC3  
 ISUB03:  
 MOV0 0,1  
 SURZ 0,1,SZR  
 HALT I2-2 SEE AC1 SHD=0  
 MOV 0,0,SHN I0 CRY SHD =1 FROM CRYOUT  
 HALT IAC0=2(?) CRY SHD=1  
 ADC 2,2  
 COM 2,2 IMAKE AC2=0 FOR TEST  
 I0=2 SHOULD=-2 NEGATED TO AC3  
 SUR 0,2 I0=2  
 NEGZ 2,3 INEGATED SHD=2  
 SUB0 0,3,SZR I2=2 SHD=0 AGAIN  
 HALT  
 MOV 0,0,SZC ICRY SHD COMP 1 TO 0  
 HALT ICRY OUT FAILED  
 MOVZL 0,0 ISET UP NEXT TEST  
 SURTS 04,4  
 IAC0=4 COMING INTO THIS TEST 4-4 SHOULD=0 RESULT  
 I0=4 NEGATED-4 SHD=0 INTO AC3  
 ISUB04:  
 MOV0 0,1  
 SURZ 0,1,SZR  
 HALT I4-4 SEE AC1 SHD=0  
 MOV 0,0,SHN I0 CRY SHD =1 FROM CRYOUT  
 HALT IAC0=4(?) CRY SHD=1  
 ADC 2,2  
 COM 2,2 IMAKE AC2=0 FOR TEST  
 I0=4 SHOULD=-4 NEGATED TO AC3  
 SUR 0,2 I0=4  
 NEGZ 2,3 INEGATED SHD=4  
 SUB0 0,3,SZR I4-4 SHD=0 AGAIN  
 HALT  
 MOV 0,0,SZC ICRY SHD COMP 1 TO 0  
 HALT ICRY OUT FAILED  
 MOVZL 0,0 ISET UP NEXT TEST  
 SURTS 05,10  
 IAC0=10 COMING INTO THIS TEST 10-10 SHOULD=0 RESULT

0078 N2LOG

```

01
02
03 04356 105040
04 04357 106424
05 04360 063077
06 04361 101007
07 04362 063077
08 04363 152000
09 04364 150000
10
11 04365 112400
12 04366 154420
13 04367 116444
14 04374 063077
15 04371 101002
16 04372 063077
17 04373 101120
18
19
20
21
22 04374 105040
23 04375 106424
24 04376 063077
25 04377 101007
26 04400 063077
27 04401 152000
28 04402 150000
29
30 04403 112400
31 04404 154420
32 04405 116444
33 04406 063077
34 04407 101002
35 04410 063077
36 04411 101120
37
38
39
40
41 04412 105040
42 04413 106424
43 04414 063077
44 04415 101007
45 04416 063077
46 04417 152000
47 04420 150000
48
49 04421 112400
50 04422 154420
51 04423 116444
52 04424 063077
53 04425 101002
54 04426 063077
55 04427 101120
56
57
58
59
60 04430 105040

```

I0=10 NEGATED-10 SHD=0 INTO AC3  
 ISUB05:  
 MOV0 0,1  
 SURZ 0,1,SZR  
 HALT I10-10 SEE AC1 SHD=0  
 MOV 0,0,SHN I0 CRY SHD =1 FROM CRYOUT  
 HALT IAC0=10(?) CRY SHD=1  
 ADC 2,2  
 COM 2,2 IMAKE AC2=0 FOR TEST  
 I0=10 SHOULD=-10 NEGATED TO AC3  
 SUR 0,2 I0=10  
 NEGZ 2,3 INEGATED SHD=10  
 SUB0 0,3,SZR I10=10 SHD=0 AGAIN  
 HALT  
 MOV 0,0,SZC ICRY SHD COMP 1 TO 0  
 HALT ICRY OUT FAILED  
 MOVZL 0,0 ISET UP NEXT TEST  
 SURTS 06,20  
 IAC0=20 COMING INTO THIS TEST 20-20 SHOULD=0 RESULT  
 I0=20 NEGATED-20 SHD=0 INTO AC3  
 ISUB06:  
 MOV0 0,1  
 SURZ 0,1,SZR  
 HALT I20-20 SEE AC1 SHD=0  
 MOV 0,0,SHN I0 CRY SHD =1 FROM CRYOUT  
 HALT IAC0=20(?) CRY SHD=1  
 ADC 2,2  
 COM 2,2 IMAKE AC2=0 FOR TEST  
 I0=20 SHOULD=-20 NEGATED TO AC3  
 SUR 0,2 I0=20  
 NEGZ 2,3 INEGATED SHD=20  
 SUB0 0,3,SZR I20=20 SHD=0 AGAIN  
 HALT  
 MOV 0,0,SZC ICRY SHD COMP 1 TO 0  
 HALT ICRY OUT FAILED  
 MOVZL 0,0 ISET UP NEXT TEST  
 SURTS 07,40  
 IAC0=40 COMING INTO THIS TEST 40-40 SHOULD=0 RESULT  
 I0=40 NEGATED-40 SHD=0 INTO AC3  
 ISUB07:  
 MOV0 0,1  
 SURZ 0,1,SZR  
 HALT I40-40 SEE AC1 SHD=0  
 MOV 0,0,SHN I0 CRY SHD =1 FROM CRYOUT  
 HALT IAC0=40(?) CRY SHD=1  
 ADC 2,2  
 COM 2,2 IMAKE AC2=0 FOR TEST  
 I0=40 SHOULD=-40 NEGATED TO AC3  
 SUR 0,2 I0=40  
 NEGZ 2,3 INEGATED SHD=40  
 SUB0 0,3,SZR I40=40 SHD=0 AGAIN  
 HALT  
 MOV 0,0,SZC ICRY SHD COMP 1 TO 0  
 HALT ICRY OUT FAILED  
 MOVZL 0,0 ISET UP NEXT TEST  
 SURTS 08,100  
 IAC0=100 COMING INTO THIS TEST 100-100 SHOULD=0 RESULT  
 I0=100 NEGATED-100 SHD=0 INTO AC3  
 ISUB08:  
 MOV0 0,1

0079 N2LOG

```

01 04431 106424 SURZ 0,1,SZR
02 04432 063077 HALT
03 04433 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT
04 04434 063077 HALT IAC0=1000(?) CRY SHD#1
05 04435 152000 ADC 2,2
06 04436 150000 COM 2,2 IMAKE AC2#0 FOR TEST
07 I0=100 SHOULD=-100 NEGATED TO AC3
08 SUB 0,2 I0=100
09 04440 154420 NEGZ 2,3 INEGATED SHD=100
10 04441 116444 SUBO 0,3,SZR 1100=100 SHD#0 AGAIN
11 04442 063077 HALT
12 04443 101002 MOV 0,0,SZC ICRY SHD COMP 1 TO 0
13 04444 063077 HALT ICRY OUT FAILED
14 04445 101120 MOVZL 0,0 ISET UP NEXT TEST
15 SURTS 09,200
16 IAC0=200 COMING INTO THIS TEST 200-200 SHOULD=0 RESULT
17 I0=200 NEGATED=200 SHD#0 INTO AC3
18 ISUB09:
19 04446 105000 MOVO 0,1
20 04447 106424 SUBZ 0,1,SZR
21 04450 063077 HALT I200=200 SEE AC1 SHD#0
22 04451 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT
23 04452 063077 HALT IAC0=2000(?) CRY SHD#1
24 04453 152000 ADC 2,2
25 04454 150000 COM 2,2 IMAKE AC2#0 FOR TEST
26 I0=200 SHOULD=-200 NEGATED TO AC3
27 SUB 0,2 I0=200
28 04456 154420 NEGZ 2,3 INEGATED SHD=200
29 04457 116444 SUBO 0,3,SZR 1200=200 SHD#0 AGAIN
30 04460 063077 HALT
31 04461 101002 MOV 0,0,SZC ICRY SHD COMP 1 TO 0
32 04462 063077 HALT ICRY OUT FAILED
33 04463 101120 MOVZL 0,0 ISET UP NEXT TEST
34 SURTS 10,400
35 IAC0=400 COMING INTO THIS TEST 400-400 SHOULD=0 RESULT
36 I0=400 NEGATED=400 SHD#0 INTO AC3
37 ISUB10:
38 04464 105000 MOVO 0,1
39 04465 106424 SURZ 0,1,SZR
40 04466 063077 HALT I400=400 SEE AC1 SHD#0
41 04467 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT
42 04470 063077 HALT IAC0=4000(?) CRY SHD#1
43 04471 152000 ADC 2,2
44 04472 150000 COM 2,2 IMAKE AC2#0 FOR TEST
45 I0=400 SHOULD=-400 NEGATED TO AC3
46 SUB 0,2 I0=400
47 04474 154420 NEGZ 2,3 INEGATED SHD=400
48 04475 116444 SUBO 0,3,SZR 1400=400 SHD#0 AGAIN
49 04476 063077 HALT
50 04477 101002 MOV 0,0,SZC ICRY SHD COMP 1 TO 0
51 04500 063077 HALT ICRY OUT FAILED
52 04501 101120 MOVZL 0,0 ISET UP NEXT TEST
53 SURTS 11,1000
54 IAC0=1000 COMING INTO THIS TEST 1000-1000 SHOULD=0 RESULT
55 I0=1000 NEGATED=1000 SHD#0 INTO AC3
56 ISUB11:
57 04502 105000 MOVO 0,1
58 04503 106424 SURZ 0,1,SZR
59 04504 063077 HALT I1000=1000 SEE AC1 SHD#0
60 04505 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT

```

0080 N2LOG

```

01 04506 063077 HALT IAC0=1000(?) CRY SHD#1
02 04507 152000 ADC 2,2
03 04510 150000 COM 2,2 IMAKE AC2#0 FOR TEST
04 I0=1000 SHOULD=-1000 NEGATED TO AC3
05 04511 112400 SUR 0,2 I0=1000
06 04512 154420 NEGZ 2,3 INEGATED SHD=1000
07 04513 116444 SUBO 0,3,SZR 11000=1000 SHD#0 AGAIN
08 04514 063077 HALT
09 04515 101002 MOV 0,0,SZC ICRY SHD COMP 1 TO 0
10 04516 063077 HALT ICRY OUT FAILED
11 04517 101120 MOVZL 0,0 ISET UP NEXT TEST
12 SURTS 12,2000
13 IAC0=2000 COMING INTO THIS TEST 2000-2000 SHOULD=0 RESULT
14 I0=2000 NEGATED=2000 SHD#0 INTO AC3
15 ISUB12:
16 04520 105000 MOVO 0,1
17 04521 106424 SURZ 0,1,SZR
18 04522 063077 HALT I2000=2000 SEE AC1 SHD#0
19 04523 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT
20 04524 063077 HALT IAC0=2000(?) CRY SHD#1
21 04525 152000 ADC 2,2
22 04526 150000 COM 2,2 IMAKE AC2#0 FOR TEST
23 I0=2000 SHOULD=-2000 NEGATED TO AC3
24 04527 112400 SUR 0,2 I0=2000
25 04530 154420 NEGZ 2,3 INEGATED SHD=2000
26 04531 116444 SUBO 0,3,SZR 12000=2000 SHD#0 AGAIN
27 04532 063077 HALT
28 04533 101002 MOV 0,0,SZC ICRY SHD COMP 1 TO 0
29 04534 063077 HALT ICRY OUT FAILED
30 04535 101120 MOVZL 0,0 ISET UP NEXT TEST
31 SURTS 13,4000
32 IAC0=4000 COMING INTO THIS TEST 4000-4000 SHOULD=0 RESULT
33 I0=4000 NEGATED=4000 SHD#0 INTO AC3
34 ISUB13:
35 04536 105000 MOVO 0,1
36 04537 106424 SURZ 0,1,SZR
37 04540 063077 HALT I4000=4000 SEE AC1 SHD#0
38 04541 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT
39 04542 063077 HALT IAC0=4000(?) CRY SHD#1
40 04543 152000 ADC 2,2
41 04544 150000 COM 2,2 IMAKE AC2#0 FOR TEST
42 I0=4000 SHOULD=-4000 NEGATED TO AC3
43 04545 112400 SUR 0,2 I0=4000
44 04546 154420 NEGZ 2,3 INEGATED SHD=4000
45 04547 116444 SUBO 0,3,SZR 14000=4000 SHD#0 AGAIN
46 04550 063077 HALT
47 04551 101002 MOV 0,0,SZC ICRY SHD COMP 1 TO 0
48 04552 063077 HALT ICRY OUT FAILED
49 04553 101120 MOVZL 0,0 ISET UP NEXT TEST
50 SURTS 14,10000
51 IAC0=10000 COMING INTO THIS TEST 10000-10000 SHOULD=0 RESULT
52 I0=10000 NEGATED=10000 SHD#0 INTO AC3
53 ISUB14:
54 04554 105000 MOVO 0,1
55 04555 106424 SURZ 0,1,SZR
56 04556 063077 HALT I10000=10000 SEE AC1 SHD#0
57 04557 101007 MOV 0,0,SHN 10 CRY SHD #1 FROM CRYOUT
58 04560 063077 HALT IAC0=10000(?) CRY SHD#1
59 04561 152000 ADC 2,2
60 04562 150000 COM 2,2 IMAKE AC2#0 FOR TEST

```

# 0001 N2LOG

```

01      10-10000 SHOULD=-10000 NEGATED TO AC3
02 04563 112400    SUR 0,2      10-10000
03 04564 154420    NEGZ 2,3      1NEGATED SHD=10000
04 04565 116444    SURO 0,3,SZR 110000-10000 SHD=0 AGAIN
05 04566 063077    HALT
06 04567 101002    MOV 0,0,SZC   1CRY SHD COMP 1 TO 0
07 04570 063077    HALT          1CRY OUT FAILED
08 04571 101120    MOVZL 0,0    1SET UP NEXT TEST
09      SURTS 15,20000
10      1AC0=20000 COMING INTO THIS TEST 20000-20000 SHOULD=0 RESULT
11      10-20000 NEGATED=-20000 SHD=0 INTO AC3
12      1SUB15:
13 04572 105040    MOV0 0,1
14 04573 106424    SURZ 0,1,SZH
15 04574 063077    HALT          120000-20000 SEE AC1 SHD=0
16 04575 101007    MOV 0,0,SHN   10 CRY SHD =1 FROM CRYOUT
17 04576 063077    HALT          1AC0=20000(?) CRY SHD=1
18 04577 152000    ADC 2,2
19 04600 150000    COM 2,2 1MAKE AC2=0 FOR TEST
20      10-20000 SHOULD=-20000 NEGATED TO AC3
21 04601 112400    SUR 0,2      10-20000
22 04602 154420    NEGZ 2,3      1NEGATED SHD=20000
23 04603 116444    SURO 0,3,SZR 120000-20000 SHD=0 AGAIN
24 04604 063077    HALT
25 04605 101002    MOV 0,0,SZC   1CRY SHD COMP 1 TO 0
26 04606 063077    HALT          1CRY OUT FAILED
27 04607 101120    MOVZL 0,0    1SET UP NEXT TEST
28      SURTS 16,40000
29      1AC0=40000 COMING INTO THIS TEST 40000-40000 SHOULD=0 RESULT
30      10-40000 NEGATED=-40000 SHD=0 INTO AC3
31      1SUB16:
32 04610 105040    MOV0 0,1
33 04611 106424    SURZ 0,1,SZH
34 04612 063077    HALT          140000-40000 SEE AC1 SHD=0
35 04613 101007    MOV 0,0,SHN   10 CRY SHD =1 FROM CRYOUT
36 04614 063077    HALT          1AC0=40000(?) CRY SHD=1
37 04615 152000    ADC 2,2
38 04616 150000    COM 2,2 1MAKE AC2=0 FOR TEST
39      10-40000 SHOULD=-40000 NEGATED TO AC3
40 04617 112400    SUR 0,2      10-40000
41 04620 154420    NEGZ 2,3      1NEGATED SHD=40000
42 04621 116444    SURO 0,3,SZR 140000-40000 SHD=0 AGAIN
43 04622 063077    HALT
44 04623 101002    MOV 0,0,SZC   1CRY SHD COMP 1 TO 0
45 04624 063077    HALT          1CRY OUT FAILED
46 04625 101120    MOVZL 0,0    1SET UP NEXT TEST
47      SURTS 17,100000
48      1AC0=100000 COMING INTO THIS TEST 100000-100000 SHOULD=0 RESUL
49      10-100000 NEGATED=-100000 SHD=0 INTO AC3
50      1SUB17:
51 04626 105040    MOV0 0,1
52 04627 106424    SURZ 0,1,SZH
53 04630 063077    HALT          1100000-100000 SEE AC1 SHD=0
54 04631 101007    MOV 0,0,SHN   10 CRY SHD =1 FROM CRYOUT
55 04632 063077    HALT          1AC0=100000(?) CRY SHD=1
56 04633 152000    ADC 2,2
57 04634 150000    COM 2,2 1MAKE AC2=0 FOR TEST
58      10-100000 SHOULD=-100000 NEGATED TO AC3
59 04635 112400    SUR 0,2      10-100000
60 04636 154420    NEGZ 2,3      1NEGATED SHD=100000

```

# 0002 N2LOG

```

01 04637 116444    SUR0 0,3,SZR 1100000-100000 SHD=0 AGAIN
02 04640 063077    HALT
03 04641 101002    MOV 0,0,SZC   1CRY SHD COMP 1 TO 0
04 04642 063077    HALT          1CRY OUT FAILED
05 04643 101120    MOVZL 0,0    1SET UP NEXT TEST
06
07

```

00083 N2LOG

```

01      JLOAD ACCUMULATOR TESTS FIRST MRI FIRST LDA
02      JIF LDA HANGS TRY SETFETCH OR PTGHOLD MRI ROM P
03 04644 102400 LUAPP: SUR P,0
04 04645 105040      MOVO P,1
05 04646 020054      LDA P,K1      JK1=1
06 04647 101005      MOV P,0,SNR      JAC IS AT LEAST NON ZERO
07 04650 063077      HALT      JIDID NOT LOAD AC0 WITH+1
08 04651 105234      MOVZRM P,1,SZR      JCHECK AC0 TO REALLY+1
09 04652 063077      HALT      JSEE AC0 NOT+1
10
11      JFIRST USE OF MRI OR LDA INSTRUCTION
12      JINCORRECT RESULT IN AC0 COULD BE DUE TO ANY OF
13      JA VARIETY OF PROBLEMS INCLUDING EFA
14      JIF MRI DOES NOT SET ALC INSTRUCTION DECODES AS COM2 1,0
15      JAC0 WILL=-1 AND CARRY WILL=0
16      JIF INSTRUCTION DECODES AS I/O IT'S NTO 40(AC0=0)
17      JIF DATA IN AC0 IS OTHER THAN 0 OR -1 EFA
18
19      JDEFINE MACRO TO VERIFY LDA DOES NOT DISTURB OTHER AC'S
20      MACRO LDAT1
21      JLDAA1:
22          ADC A3,A3      JSET ACA3=-1
23          LDA A2,K1      JLOAD +1 TO AC2
24          COM A3,A3,SZR      JAC3 SHD STILL=-1
25          HALT      JLDAA OF A2 DIST ACA3
26
27      X
28
29      LDAT1 01,0,1
30      JLDAP1:
31          ADC 1,1 JSET AC1=-1
32          LDA P,K1      JLOAD +1 TO AC0
33          COM 1,1,SZR      JAC1 SHD STILL=-1
34          HALT      JLDAA OF 0 DIST AC1
35          LDAT1 02,0,2
36
37      JLDAP2:
38          ADC 2,2 JSET AC2=-1
39          LDA P,K1      JLOAD +1 TO AC0
40          COM 2,2,SZR      JAC2 SHD STILL=-1
41          HALT      JLDAA OF 0 DIST AC2
42          LDAT1 03,0,3
43
44      JLDAP3:
45          ADC 3,3 JSET AC3=-1
46          LDA P,K1      JLOAD +1 TO AC0
47          COM 3,3,SZR      JAC3 SHD STILL=-1
48          HALT      JLDAA OF 0 DIST AC3
49          LDAT1 04,1,0
50
51      JLDAP4:
52          ADC P,P JSET AC0=-1
53          LDA 1,K1      JLOAD +1 TO AC1
54          COM P,P,SZR      JAC0 SHD STILL=-1
55          HALT      JLDAA OF 1 DIST AC0
56          LDAT1 05,1,2
57
58      JLDAP5:
59          ADC 2,2 JSET AC2=-1
60          LDA 1,K1      JLOAD +1 TO AC1
61          COM 2,2,SZR      JAC2 SHD STILL=-1
62          HALT      JLDAA OF 1 DIST AC2
63          LDAT1 06,1,3
64
65      JLDAP6:
66          ADC 3,3 JSET AC3=-1
67          LDA 1,K1      JLOAD +1 TO AC1

```

00084 N2LOG

```

01 04701 174004      COM 3,3,SZR      JAC3 SHD STILL=-1
02 04702 063077      HALT      JLDAA OF 1 DIST AC3
03      LDAT1 07,2,0
04
05      JLDAP7:
06          ADC P,P JSET AC0=-1
07          LDA P,K1      JLOAD +1 TO AC2
08          COM P,P,SZR      JAC0 SHD STILL=-1
09          HALT      JLDAA OF 2 DIST AC0
10          LDAT1 08,2,1
11
12      JLDAP8:
13          ADC 1,1 JSET AC1=-1
14          LDA 2,K1      JLOAD +1 TO AC2
15          COM 1,1,SZR      JAC1 SHD STILL=-1
16          HALT      JLDAA OF 2 DIST AC1
17          LDAT1 09,2,3
18
19      JLDAP9:
20          ADC 3,3 JSET AC3=-1
21          LDA 2,K1      JLOAD +1 TO AC2
22          COM 3,3,SZR      JAC3 SHD STILL=-1
23          HALT      JLDAA OF 2 DIST AC3
24          LDAT1 10,3,0
25
26      JLDAP10:
27          ADC P,P JSET AC0=-1
28          LDA 3,K1      JLOAD +1 TO AC3
29          COM P,P,SZR      JAC0 SHD STILL=-1
30          HALT      JLDAA OF 3 DIST AC0
31          LDAT1 11,3,1
32
33      JLDAP11:
34          ADC 1,1 JSET AC1=-1
35          LDA 3,K1      JLOAD +1 TO AC3
36          COM 1,1,SZR      JAC1 SHD STILL=-1
37          HALT      JLDAA OF 3 DIST AC1
38          LDAT1 12,3,2
39
40      JLDAP12:
41          ADC 2,2 JSET AC2=-1
42          LDA 3,K1      JLOAD +1 TO AC3
43          COM 2,2,SZR      JAC2 SHD STILL=-1
44          HALT      JLDAA OF 3 DIST AC2

```

## 10085 N2LOG

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14 04733 102525      SURZL 0,0,SNH      ISET UP LDA TESTS
15 04734 063077      HALT          ISET UP FAILED SEE ACN
16
17
18
19 04735 024054      LDAA13:      LDA 1,K1      IGET 1 TO AC1
20 04736 131000      MOV 1,2
21 04737 112404      SUR 0,2,SZR      IACN#1 COMING INTO TEST
22 04740 063077      HALT
23 04741 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
24
25
26 04742 024055      LDAA14:      LDA 1,K2      IGET 2 TO AC1
27 04743 131000      MOV 1,2
28 04744 112404      SUR 0,2,SZR      IACN#2 COMING INTO TEST
29 04745 063077      HALT
30 04746 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
31
32
33 04747 024056      LDAA15:      LDA 1,K4      IGET 4 TO AC1
34 04750 131000      MOV 1,2
35 04751 112404      SUR 0,2,SZR      IACN#4 COMING INTO TEST
36 04752 063077      HALT
37 04753 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
38
39
40 04754 024057      LDAA16:      LDA 1,K10     IGET 10 TO AC1
41 04755 131000      MOV 1,2
42 04756 112404      SUR 0,2,SZR      IACN#10 COMING INTO TEST
43 04757 063077      HALT
44 04760 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
45
46
47 04761 024060      LDAA17:      LDA 1,K20     IGET 20 TO AC1
48 04762 131000      MOV 1,2
49 04763 112404      SUR 0,2,SZR      IACN#20 COMING INTO TEST
50 04764 063077      HALT
51 04765 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
52
53
54 04766 024061      LDAA18:      LDA 1,K40     IGET 40 TO AC1
55 04767 131000      MOV 1,2
56 04770 112404      SUR 0,2,SZR      IACN#40 COMING INTO TEST
57 04771 063077      HALT
58 04772 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
59
60
61 04773 101120      LDAA19:

```

## 20086 N2LOG

```

01 04773 024062      LDA 1,K100     IGET 100 TO AC1
02 04774 131000      MOV 1,2
03 04775 112404      SUR 0,2,SZR      IACN#100 COMING INTO TEST
04 04776 063077      HALT
05 04777 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
06
07
08 05000 024063      LDAA20:      LDA 1,K200     IGET 200 TO AC1
09 05001 131000      MOV 1,2
10 05002 112404      SUR 0,2,SZR      IACN#200 COMING INTO TEST
11 05003 063077      HALT
12 05004 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
13
14
15 05005 024064      LDAA21:      LDA 1,K400     IGET 400 TO AC1
16 05006 131000      MOV 1,2
17 05007 112404      SUR 0,2,SZR      IACN#400 COMING INTO TEST
18 05008 063077      HALT
19 05009 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
20
21
22 05010 024065      LDAA22:      LDA 1,K1000    IGET 1000 TO AC1
23 05011 131000      MOV 1,2
24 05012 112404      SUR 0,2,SZR      IACN#1000 COMING INTO TEST
25 05013 063077      HALT
26 05014 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
27
28
29 05015 024066      LDAA23:      LDA 1,K2000    IGET 2000 TO AC1
30 05016 131000      MOV 1,2
31 05017 112404      SUR 0,2,SZR      IACN#2000 COMING INTO TEST
32 05018 063077      HALT
33 05019 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
34
35
36 05020 024067      LDAA24:      LDA 1,K4000    IGET 4000 TO AC1
37 05021 131000      MOV 1,2
38 05022 112404      SUR 0,2,SZR      IACN#4000 COMING INTO TEST
39 05023 063077      HALT
40 05024 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
41
42
43 05025 024068      LDAA25:      LDA 1,K10000   IGET 10000 TO AC1
44 05026 131000      MOV 1,2
45 05027 112404      SUR 0,2,SZR      IACN#10000 COMING INTO TEST
46 05028 063077      HALT
47 05029 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
48
49
50 05030 024069      LDAA26:      LDA 1,K20000   IGET 20000 TO AC1
51 05031 131000      MOV 1,2
52 05032 112404      SUR 0,2,SZR      IACN#20000 COMING INTO TEST
53 05033 063077      HALT
54 05034 101120      MOVZL 0,0      IPOSITION FOR NEXT TEST
55
56
57 05035 024070      LDAA27:      LDA 1,K40000   IGET 40000 TO AC1
58 05036 131000      MOV 1,2
59 05037 112404      SUR 0,2,SZR      IACN#40000 COMING INTO TEST
60 05038 063077      HALT

```

```

0087 N2LOG
01 05047 101120
02
03
04 05050 024073
05 05051 131000
06 05052 112404
07 05053 063077
08 05054 101120

MOVZL 0,0      POSITION FOR NEXT TEST
LDAT? 20,K100K,100000

FLDA20: LDA 1,K100K    GET 100000 TO AC1
MOV 1,2
SR 0,2,SZR     JAC0=100000 COMING INTO TEST
HALT
MOVZL 0,0      POSITION FOR NEXT TEST

```

```

1008R N2LOG
21
22
23
24
25
26 05055 102745 SWAP0: SUB05 0,0,SNR
27 05056 101324      MOVZS 0,0,SZR    FIRST USE OF "S" AC0=0
28 05057 063077      HALT          EXAMINE AC0 FOR "SWAP" ERR
29 05058 102323 SWAP1: ADDZS 0,0,SNC    CRY SHD REMAIN=0
30 05059 101302      MOVZS 0,0,SZR    ISAME
31 05060 063077      HALT          ISEE ZC SHIFTER
32 05061 102722 SWAP2: SUBZS 0,0,SZR    CRY SHD REMAIN=1
33 05062 101303      MOVZS 0,0,SNC    ISAME
34 05063 063077      HALT          ISEE ZC SHIFTER
35 05064 102725 SWAP3: SUBZS 0,0,SNR    JA 1 IN CRY SHD NOT AFFECT "S"
36 05065 101344      MOVZS 0,0,SZR    TRY SWAP 0'S WITH CRY=1
37 05066 063077      HALT          EXAMINE AC0 FOR CRY "S"
38
39      ERROR DEPENDS ON A 1 IN BIT 0 OR 15 SEE ALU SHIFTER
40
41
42      DEFINE SWAP TEST MACRO
43      MACRO SWPTS
44      TEST SWAP BIT A4 TO BIT A5
45      JAC0=A6 AC1=A7 EXPECTED RESULT IN AC2 IS A7
46
47      ISWPA1:
48          LDA 0,A2      GET A6
49          LDA 1,A3      A7 EXPECTED RESULT
50          MOVZS 0,2,SZR  "S" BIT A4 TO BIT A5
51          MOV 2,3,SNR
52          HALT          POSS. "ZR" AND FAILURE "S"
53          SR 1,3,SZR
54          HALT          "S" BIT A4 TO A5 FAILED EX AC2
55
56      ISWA1A:
57          COM05 0,2      REPEAT TEST WITH A0
58          COM 2,3        EXPECTED RESULT HERE IS A7
59          SR 1,3,SZR
60          HALT          "S" A0 IN BIT A4 TO A5 SEE AC2
61
62      ISWA1A TESTS SWAP OF COM A6
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

0089 N2LOG

```

01          JAC0=2 AC1=1000 EXPECTED RESULT IN AC2 IS 1000
02      ISWP05:
03          LDA 0,K2          JGET 2
04          LDA 1,K1000       J1000 EXPECTED RESULT
05          MOVZS 0,2,SZR     J"S" BIT 14 TO BIT 6
06          MOV 2,3,SNR
07          HALT JPOSS. "ZR" AND FAILURE "S"
08          SUR 1,3,SZR
09          HALT J"S" BIT 14 TO 6 FAILED EX AC2
10
11      ISWP05A:
12          COMOS 0,2         JREPEAT TEST WITH AP
13          COM 2,3           JEXPECTED RESULT HERE IS 1000
14          SUR 1,3,SZR
15          HALT J"S" AP IN BIT 14 TO 6 SEE AC2
16
17      ISWP05A TESTS SWAP OF COM 2
18          SWPTS 00,K4,K2000,13,5,4,2000
19          JTEST SWAP BIT 13 TO BIT 5
20          JAC0=4 AC1=2000 EXPECTED RESULT IN AC2 IS 2000
21      ISWP06:
22          LDA 0,K4          JGET 4
23          LDA 1,K2000       J2000 EXPECTED RESULT
24          MOVZS 0,2,SZR     J"S" BIT 13 TO BIT 5
25          MOV 2,3,SNR
26          HALT JPOSS. "ZR" AND FAILURE "S"
27          SUR 1,3,SZR
28          HALT J"S" BIT 13 TO 5 FAILED EX AC2
29
30      ISWP06A:
31          COMOS 0,2         JREPEAT TEST WITH AP
32          COM 2,3           JEXPECTED RESULT HERE IS 2000
33          SUR 1,3,SZR
34          HALT J"S" AP IN BIT 13 TO 5 SEE AC2
35
36      ISWP06A TESTS SWAP OF COM 4
37          SWPTS 07,K10,K4000,12,4,10,4000
38          JTEST SWAP BIT 12 TO BIT 4
39          JAC0=10 AC1=4000 EXPECTED RESULT IN AC2 IS 4000
40      ISWP07:
41          LDA 0,K10         JGET 10
42          LDA 1,K4000       J4000 EXPECTED RESULT
43          MOVZS 0,2,SZR     J"S" BIT 12 TO BIT 4
44          MOV 2,3,SNR
45          HALT JPOSS. "ZR" AND FAILURE "S"
46          SUR 1,3,SZR
47          HALT J"S" BIT 12 TO 4 FAILED EX AC2
48
49      ISWP07A:
50          COMOS 0,2         JREPEAT TEST WITH AP
51          COM 2,3           JEXPECTED RESULT HERE IS 4000
52          SUR 1,3,SZR
53          HALT J"S" AP IN BIT 12 TO 4 SEE AC2
54
55      ISWP07A TESTS SWAP OF COM 10
56          SWPTS 08,K20,K1000,11,3,20,10000
57          JTEST SWAP BIT 11 TO BIT 3
58          JAC0=20 AC1=10000 EXPECTED RESULT IN AC2 IS 10000
59      ISWP08:
60          LDA 0,K20         JGET 20
61          LDA 1,K1000       J10000 EXPECTED RESULT
62          MOVZS 0,2,SZR     J"S" BIT 11 TO BIT 3
63          MOV 2,3,SNR
64          HALT JPOSS. "ZR" AND FAILURE "S"
65          SUR 1,3,SZR
66          HALT J"S" BIT 11 TO 3 FAILED EX AC2

```

0090 N2LOG

```

01      ISWP08A:
02          COMOS 0,2         JREPEAT TEST WITH AP
03          COM 2,3           JEXPECTED RESULT HERE IS 10000
04          SUR 1,3,SZR
05          HALT J"S" AP IN BIT 11 TO 3 SEE AC2
06
07      ISWP08A TESTS SWAP OF COM 20
08          SWPTS 09,K40,K200,10,2,40,20000
09          JTEST SWAP BIT 10 TO BIT 2
10          JAC0=40 AC1=20000 EXPECTED RESULT IN AC2 IS 20000
11      ISWP09:
12          LDA 0,K40         JGET 40
13          LDA 1,K200        J20000 EXPECTED RESULT
14          MOVZS 0,2,SZR     J"S" BIT 10 TO BIT 2
15          MOV 2,3,SNR
16          HALT JPOSS. "ZR" AND FAILURE "S"
17          SUR 1,3,SZR
18          HALT J"S" BIT 10 TO 2 FAILED EX AC2
19
20      ISWP09A:
21          COMOS 0,2         JREPEAT TEST WITH AP
22          COM 2,3           JEXPECTED RESULT HERE IS 20000
23          SUR 1,3,SZR
24          HALT J"S" AP IN BIT 10 TO 2 SEE AC2
25
26      ISWP09A TESTS SWAP OF COM 40
27          SWPTS 12,K100,K400,9,1,100,40000
28          JTEST SWAP BIT 9 TO BIT 1
29          JAC0=100 AC1=40000 EXPECTED RESULT IN AC2 IS 40000
30      ISWP10:
31          LDA 0,K100        JGET 100
32          LDA 1,K400        J40000 EXPECTED RESULT
33          MOVZS 0,2,SZR     J"S" BIT 9 TO BIT 1
34          MOV 2,3,SNR
35          HALT JPOSS. "ZR" AND FAILURE "S"
36          SUR 1,3,SZR
37          HALT J"S" BIT 9 TO 1 FAILED EX AC2
38
39      ISWP10A:
40          COMOS 0,2         JREPEAT TEST WITH AP
41          COM 2,3           JEXPECTED RESULT HERE IS 40000
42          SUR 1,3,SZR
43          HALT J"S" AP IN BIT 9 TO 1 SEE AC2
44
45      ISWP10A TESTS SWAP OF COM 100
46          SWPTS 11,K200,K1000,8,2,200,100000
47          JTEST SWAP BIT 8 TO BIT 0
48          JAC0=200 AC1=100000 EXPECTED RESULT IN AC2 IS 100000
49      ISWP11:
50          LDA 0,K200        JGET 200
51          LDA 1,K1000       J100000 EXPECTED RESULT
52          MOVZS 0,2,SZR     J"S" BIT 8 TO BIT 0
53          MOV 2,3,SNR
54          HALT JPOSS. "ZR" AND FAILURE "S"
55          SUR 1,3,SZR
56          HALT J"S" BIT 8 TO 0 FAILED EX AC2
57
58      ISWP11A:
59          COMOS 0,2         JREPEAT TEST WITH AP
60          COM 2,3           JEXPECTED RESULT HERE IS 100000
61          SUR 1,3,SZR
62          HALT J"S" AP IN BIT 8 TO 0 SEE AC2
63
64      ISWP11A TESTS SWAP OF COM 200
65          SWPTS 12,K400,K1,7,15,400,1
66          JTEST SWAP BIT 7 TO BIT 15
67          JAC0=400 AC1=1 EXPECTED RESULT IN AC2 IS 1

```

PP91 N2LOG

```

01
02 05221 020064 I$W12: LDA 0,K400 IGET 4000
03 05222 024054 LDA 1,K1 I1 EXPECTED RESULT
04 05223 111324 MOVZS 0,2,SZR I"S" BIT 7 TO BIT 15
05 05224 155005 MOV 2,3,SNR
06 05225 063077 HALT IPOSS. "ZR" AND FAILURE "S"
07 05226 136404 SUB 1,3,SZR
08 05227 063077 HALT I"S" BIT 7 TO 15 FAILED EX AC2
09
10 05230 110340 I$W12A: COMOS 0,2 IREPEAT TEST WITH A0
11 05231 154000 COM 2,3 IEXPECTED RESULT HERE IS 1
12 05232 136404 SUB 1,3,SZR
13 05233 063077 HALT I"S" A0 IN BIT 7 TO 15 SEE AC2
14
15 I$W12A TESTS SWAP OF COM 4000
16 SWPTS 13,K1000,K20,6,14,1000,2
17 ITEST SWAP BIT 6 TO BIT 14
18 IAC0=1000 AC1=2 EXPECTED RESULT IN AC2 IS 2
19
20 05234 020065 I$W13: LDA 0,K1000 IGET 1000
21 05235 024055 LDA 1,K2 I2 EXPECTED RESULT
22 05236 111324 MOVZS 0,2,SZR I"S" BIT 6 TO BIT 14
23 05237 155005 MOV 2,3,SNR
24 05238 063077 HALT IPOSS. "ZR" AND FAILURE "S"
25 05239 136404 SUB 1,3,SZR
26 05240 063077 HALT I"S" BIT 6 TO 14 FAILED EX AC2
27
28 05243 110340 I$W13A: COMOS 0,2 IREPEAT TEST WITH A0
29 05244 154000 COM 2,3 IEXPECTED RESULT HERE IS 2
30 05245 136404 SUB 1,3,SZR
31 05246 063077 HALT I"S" A0 IN BIT 6 TO 14 SEE AC2
32
33 I$W13A TESTS SWAP OF COM 1000
34 SWPTS 14,K2000,K4,5,13,2000,4
35 ITEST SWAP BIT 5 TO BIT 13
36 IAC0=2000 AC1=4 EXPECTED RESULT IN AC2 IS 4
37
38 05247 020066 I$W14: LDA 0,K2000 IGET 2000
39 05248 024056 LDA 1,K4 I4 EXPECTED RESULT
40 05249 111324 MOVZS 0,2,SZR I"S" BIT 5 TO BIT 13
41 05250 155005 MOV 2,3,SNR
42 05251 063077 HALT IPOSS. "ZR" AND FAILURE "S"
43 05252 136404 SUB 1,3,SZR
44 05253 063077 HALT I"S" BIT 5 TO 13 FAILED EX AC2
45
46 05256 110340 I$W14A: COMOS 0,2 IREPEAT TEST WITH A0
47 05257 154000 COM 2,3 IEXPECTED RESULT HERE IS 4
48 05258 136404 SUB 1,3,SZR
49 05259 063077 HALT I"S" A0 IN BIT 5 TO 13 SEE AC2
50
51 I$W14A TESTS SWAP OF COM 2000
52 SWPTS 15,K4000,K10,4,12,4000,10
53 ITEST SWAP BIT 4 TO BIT 12
54 IAC0=4000 AC1=10 EXPECTED RESULT IN AC2 IS 10
55
56 05262 020067 I$W15: LDA 0,K4000 IGET 4000
57 05263 024057 LDA 1,K10 I10 EXPECTED RESULT
58 05264 111324 MOVZS 0,2,SZR I"S" BIT 4 TO BIT 12
59 05265 155005 MOV 2,3,SNR
60 05266 063077 HALT IPOSS. "ZR" AND FAILURE "S"
61 05267 136404 SUB 1,3,SZR
62 05268 063077 HALT I"S" BIT 4 TO 12 FAILED EX AC2

```

PP92 N2LOG

```

01 05271 111340 COMOS 0,2 IREPEAT TEST WITH A0
02 05272 154000 COM 2,3 IEXPECTED RESULT HERE IS 10
03 05273 136404 SUB 1,3,SZR
04 05274 063077 HALT I"S" A0 IN BIT 4 TO 12 SEE AC2
05
06 I$W15A TESTS SWAP OF COM 4000
07 SWPTS 10,K1000,K20,3,11,1000,20
08 ITEST SWAP BIT 3 TO BIT 11
09 IAC0=1000 AC1=20 EXPECTED RESULT IN AC2 IS 20
10
11 05275 020070 I$W16: LDA 0,K1000 IGET 1000
12 05276 024060 LDA 1,K20 I20 EXPECTED RESULT
13 05277 111324 MOVZS 0,2,SZR I"S" BIT 3 TO BIT 11
14 05278 155005 MOV 2,3,SNR
15 05279 063077 HALT IPOSS. "ZR" AND FAILURE "S"
16 05280 136404 SUB 1,3,SZR
17 05281 063077 HALT I"S" BIT 3 TO 11 FAILED EX AC2
18
19 05304 111340 I$W16A: COMOS 0,2 IREPEAT TEST WITH A0
20 05305 154000 COM 2,3 IEXPECTED RESULT HERE IS 20
21 05306 136404 SUB 1,3,SZR
22 05307 063077 HALT I"S" A0 IN BIT 3 TO 11 SEE AC2
23
24 I$W16A TESTS SWAP OF COM 1000
25 SWPTS 17,K2000,K40,2,10,2000,40
26 ITEST SWAP BIT 2 TO BIT 10
27 IAC0=2000 AC1=40 EXPECTED RESULT IN AC2 IS 40
28
29 05310 020071 I$W17: LDA 0,K2000 IGET 2000
30 05311 024061 LDA 1,K40 I40 EXPECTED RESULT
31 05312 111324 MOVZS 0,2,SZR I"S" BIT 2 TO BIT 10
32 05313 155005 MOV 2,3,SNR
33 05314 063077 HALT IPOSS. "ZR" AND FAILURE "S"
34 05315 136404 SUB 1,3,SZR
35 05316 063077 HALT I"S" BIT 2 TO 10 FAILED EX AC2
36
37 05317 110340 I$W17A: COMOS 0,2 IREPEAT TEST WITH A0
38 05318 154000 COM 2,3 IEXPECTED RESULT HERE IS 40
39 05319 136404 SUB 1,3,SZR
40 05320 063077 HALT I"S" A0 IN BIT 2 TO 10 SEE AC2
41
42 I$W17A TESTS SWAP OF COM 2000
43 SWPTS 18,K4000,K100,1,9,4000,100
44 ITEST SWAP BIT 1 TO BIT 9
45 IAC0=4000 AC1=100 EXPECTED RESULT IN AC2 IS 100
46
47 05323 020072 I$W18: LDA 0,K4000 IGET 4000
48 05324 024062 LDA 1,K100 I100 EXPECTED RESULT
49 05325 111324 MOVZS 0,2,SZR I"S" BIT 1 TO BIT 9
50 05326 155005 MOV 2,3,SNR
51 05327 063077 HALT IPOSS. "ZR" AND FAILURE "S"
52 05328 136404 SUB 1,3,SZR
53 05329 063077 HALT I"S" BIT 1 TO 9 FAILED EX AC2
54
55 05332 110340 I$W18A: COMOS 0,2 IREPEAT TEST WITH A0
56 05333 154000 COM 2,3 IEXPECTED RESULT HERE IS 100
57 05334 136404 SUB 1,3,SZR
58 05335 063077 HALT I"S" A0 IN BIT 1 TO 9 SEE AC2
59
60 I$W18A TESTS SWAP OF COM 4000
61 SWPTS 19,K1000,K200,0,8,10000,200
62 ITEST SWAP BIT 0 TO BIT 8
63 IAC0=10000 AC1=200 EXPECTED RESULT IN AC2 IS 200

```

# 0093 N2LOG

```

01 05336 020073 LDA 0,K100K JGET 100000
02 05337 024063 LDA 1,K200 J200 EXPECTED RESULT
03 05340 111324 MOVZS 0,2,SZR J"S" BIT 0 TO BIT 8
04 05341 155005 MOV 2,3,SNR
05 05342 063077 HALT JPOSS. "ZR" AND FAILURE "S"
06 05343 136404 SUB 1,3,SZR
07 05344 063077 HALT J"S" BIT 0 TO 8 FAILED EX AC2
08 JSW19A:
09 05345 110340 COMOS 0,2 JREPEAT TEST WITH AR
10 05346 154000 COM 2,3 JEXPECTED RESULT HERE IS 200
11 05347 136404 SUB 1,3,SZR
12 05350 063077 HALT J"S" AR IN BIT 0 TO 8 SEE AC2
13 JSW19A TESTS SWAP OF COM 100000

```

# 10094 N2LOG

```

01 JDEFINE MACRO FOR NO LOAD TESTS (IR12=1)
02 ,MACRO NOLOAD
03 NLD1: ADC A2,A2 JAC2=-1
04 COMM A2,A2,SNR JATTEMPT TO MAKE ZEROS
05 COM A2,A2,SZR JAC2 SHD HAVE ==1
06 HALT JAC2 ALTERED IR12=1
07 ADC# A2,A2,SZR JNOLOAD 1'S
08 MOV A2,A2,SZR JAC2 SHD STILL=0'S
09 HALT JIR12=1 DID NOT BLOCK 1'S
10 X
11 NOLOAD 1,0
12 05351 102000 NLD1: ADC 0,0 JAC0=-1
13 05352 100015 COMM 0,0,SNR JATTEMPT TO MAKE ZEROS
14 05353 100004 COM 0,0,SZR JAC0 SHD HAVE ==1
15 05354 063077 HALT JAC0 ALTERED IR12=1
16 05355 102014 ADC# 0,0,SZR JNOLOAD 1'S
17 05356 101004 MOV 0,0,SZR JAC0 SHD STILL=0'S
18 05357 063077 HALT JIR12=1 DID NOT BLOCK 1'S
19 NOLOAD 2,1
20 05360 126000 NLD2: ADC 1,1 JAC1=-1
21 05361 124015 COMM 1,1,SNR JATTEMPT TO MAKE ZEROS
22 05362 124004 COM 1,1,SZR JAC1 SHD HAVE ==1
23 05363 063077 HALT JAC1 ALTERED IR12=1
24 05364 126014 ADC# 1,1,SZR JNOLOAD 1'S
25 05365 125004 MOV 1,1,SZR JAC1 SHD STILL=0'S
26 05366 063077 HALT JIR12=1 DID NOT BLOCK 1'S
27 NOLOAD 3,2
28 05367 152000 NLD3: ADC 2,2 JAC2=-1
29 05370 150015 COMM 2,2,SNR JATTEMPT TO MAKE ZEROS
30 05371 150004 COM 2,2,SZR JAC2 SHD HAVE ==1
31 05372 063077 HALT JAC2 ALTERED IR12=1
32 05373 152014 ADC# 2,2,SZR JNOLOAD 1'S
33 05374 151004 MOV 2,2,SZR JAC2 SHD STILL=0'S
34 05375 063077 HALT JIR12=1 DID NOT BLOCK 1'S
35 NOLOAD 4,3
36 05376 176000 NLD4: ADC 3,3 JAC3=-1
37 05377 174015 COMM 3,3,SNR JATTEMPT TO MAKE ZEROS
38 05400 174004 COM 3,3,SZR JAC3 SHD HAVE ==1
39 05401 063077 HALT JAC3 ALTERED IR12=1
40 05402 176014 ADC# 3,3,SZR JNOLOAD 1'S
41 05403 175004 MOV 3,3,SZR JAC3 SHD STILL=0'S
42 05404 063077 HALT JIR12=1 DID NOT BLOCK 1'S

```

10095 N2LOG

```

01
02
03      ;FIRST USE OF STA INSTRUCTION
04      ;ALSO, FIRST LDA WITH 0 AS EFFECTIVE ADDRESS
05
06 05405 102000 STAB1: ADC 0,0
07 05406 040000      STA 0,0      ;FIRST USE OF STA
08 05407 024000      LDA 1,0      ;FIRST LDA OF LOC "0"
09 05410 130004      COM 1,2,SZR  ;SKIP IF LDA GOT -1 BACK
10 05411 063077      HALT         ;LDA FROM LOC "0" IS IN AC1
11      ;NOW STORE 0'S IN LOC 0 RETRY LDA 0
12 05412 102400 STAB1: SUR 0,0
13 05413 040000      STA 0,0      ;2ND STA IN LOC "0"
14 05414 024000      LDA 1,0      ;2ND LDA OF LOC "0"
15 05415 125004      MOV 1,1,SZR  ;SKP IS LDA GOT 0'S BACK
16 05416 063077      HALT
17      ;IF EITHER OF ABOVE HALTS EXAMINE LOC CONTAINING STA
18      ;IN CASE ADDRESSING MODE 1 ENABLED
19      ;IF STAB0+1=-1 OR STAB1+1=0 SEE IR7 ALU ROM

```

10096 N2LOG

```

01
02
03      ;CONTINUATION OF LDA TESTS
04      ;ADDRESSING MODE 01 (IR7=1 IR6=0)
05
06 05417 102000 LDA29: ADC 0,0      ;SET AC0=-1
07 05420 020400      LDA 0,0      ;FIRST LDA WITH IR7=1
08 05421 024074      LDA 1,KLDA,  ;GET LDA 0, FROM PAGE 0
09 05422 106404      SUR 0,1,SZR  ;RESULT LAST 2 LOADS SHD BE=
10 05423 063077      HALT         ;LDA 0 IR7=1 FAILED
11      ;EXPECTED RESULT IN AC0 PROBABLY LOADED LOC "0" INSTEAD
12      ;AT THIS POINT IN TEST "LOC 0"=0
13      ;NOW TEST FORWARD "LDA ,+1" +1 OFFSET
14 05424 126000 LDA30: ADC 1,1
15 05425 024401      LDA 1,.,+1    ;GET NEXT MEM LOC
16 05426 020400      LDA 0,.,+0    ;ALSO R=LDA 0,
17 05427 131000      MOV 1,2       ;SAVE LDA RESULTS
18 05430 112404      SUR 0,2,SZR  ;SKP BOTH LDA'S CORRECT
19 05431 063077      HALT         ;AC0 AND 1 SHD BOTH=LDA 0,
20      ;USE NEGATIVE OFFSET FOR THE FIRST TIME
21      ;NOW TEST MODE 01 NEGATIVE OFFSET OF -1
22 05432 126000 LDA31: ADC 1,1      ;SEE DISPTND IF TEST FAILS
23 05433 020400      LDA 0,.,      ;GET THIS INST TO AC0
24 05434 024777      LDA 1,.,-1    ;FIRST USE - OFFSET TO AC1
25 05435 131000      MOV 1,2       ;SAVE LDA RESULTS
26 05436 112404      SUR 0,2,SZR  ;SKP BOTH LDA'S CORRECT
27 05437 063077      HALT         ;SEE DISP XTND +
28      ;LDA ALL AC'S WITH LDA 0, USING FORWARD OFFSETS
29 05440 034403 LDA32: LDA 3,.,+3
30 05441 030402      LDA 2,.,+2
31 05442 024401      LDA 1,.,+1
32 05443 020400      LDA 0,.,
33 05444 106414      SUR# 0,1,SZR
34 05445 063077      HALT         ;LDA 1,.,+1 FAILED
35 05446 112414      SUR# 0,2,SZR
36 05447 063077      HALT         ;LDA 2,.,+2 FAILED
37 05450 116414      SUR# 0,3,SZR
38 05451 063077      HALT         ;LDA 3,.,+3 FAILED
39
40      ;TEST LDA SEQUENCE OF - OFFSETS
41 05452 020400 LDA33: LDA 0,.,
42 05453 024777      LDA 1,.,-1
43 05454 030776      LDA 2,.,-2
44 05455 034775      LDA 3,.,-3
45 05456 106414      SUR# 0,1,SZR
46 05457 063077      HALT         ;LDA ,.-1 FAILED
47 05460 112414      SUR# 0,2,SZR
48 05461 063077      HALT         ;LDA ,.-2 FAILED
49 05462 116414      SUR# 0,3,SZR
50 05463 063077      HALT         ;LDA ,.-3 FAILED
51
52

```

10097 N2LOG

```

01      ITEST FOR EXISTENCE OF ISZ INSTR
02      IFIRST USE OF ISZ INSTRUCTION
03 05464 102400 ISZ001: SUB 0,0
04 05465 040000 STA 0,0
05 05466 152000 ADC 2,2      ISET AC2=-1 ISZ COULD=LDA OR STA
06 05467 010000 ISZ 0      I+1 LOC 0 SHD NOW=-1
07 05470 105001 MOV 0,1,SKP      IALU CRY MIGHT NOT=1
08 05471 063077 HALT      ISZ (0+1) SKIPPED
09 05472 024000 LDA 1,0      ISEE SETSKP AND ZR SKIP
10 05473 121225 MOVZP 1,0,SNR      IMAKE SURE ISZ RESULT
11 05474 101003 MOV 0,0,SNR      IIS=TO+1
12 05475 063077 HALT      I0+1 DID NOT=-1
13 05476 154004 COM 2,3,SZR
14 05477 063077 HALT      IISZ CHANGED AC2
15
16      ITEST FOR EXISTENCE OF DSZ INSTRUCTION
17      I-1 TO 0 IN LOC 0 SHD=-1
18      IFIRST USE OF DSZ INST
19 05500 176400 DSZ001: SUB 3,3
20 05501 040000 STA 0,0
21 05502 014000 DSZ 0      I-1 TO 0 IN LOC 0
22 05503 105001 MOV 0,1,SKP
23 05504 063077 HALT      IDSZ SKIPPED 0-1
24 05505 024000 LDA 1,0      IGET DSZ RESULTS SHD=-1
25 05506 120004 COM 1,0,SZR
26 05507 063077 HALT      IDSZ RESULT NOT=-1
27 05510 175004 MOV 3,3,SZR      IAC3 SHD NOT BE DISTURBED
28 05511 063077 HALT      IDSZ CHANGED AC3
29
30      IRETEST ISZ TO SKIP AND NOT CHNG CRY
31      I+1 TO -1 IN LOC 0
32 05512 102000 ISZ011: ADC 0,0
33 05513 040000 STA 0,0      I(0)=-1
34 05514 111120 MOVZL 0,2      I(AC2=-2) CRY=1
35 05515 010000 ISZ 0      I+1=-1=SETSKP,ZR
36 05516 063077 HALT      ISZ-1 DID NOT SKIP
37 05517 101003 MOV 0,0,SNR      ITEST CALC
38 05520 063077 HALT      ICRY OUT CHANGED CRY
39 05521 020000 LDA 0,0
40 05522 101004 MOV 0,0,SZR
41 05523 063077 HALT
42 05524 140225 COMZP 2,0,SNR      I(LOC 0) DID NOT=0 AFTER ISZ
43 05525 101003 MOV 0,0,SNR      IMAKE SURE AC2 STILL=-2
44 05526 063077 HALT      IISZ CHANGED AC2

```

10098 N2LOG

```

01
02
03      ITEST DSZ SETSKP . ZR IN SKIP LOGIC
04 05527 102520 DSZ011: SUBZL 0,0
05 05530 040000 STA 0,0      I(LOC 0=-1)
06 05531 114000 COM 0,3      I(AC3=-2)
07 05532 014000 DSZ 0      I+1-1=SETSKP . ZR
08 05533 063077 HALT      IDSZ DID NOT SKIP
09 05534 101002 MOV 0,0,SZC      ITEST NOT CALC TO STOP CRYOUT
10 05535 063077 HALT      ICRYOUT CHANGED CRY
11 05536 160225 COMZP 3,0,SNR
12 05537 101003 MOV 0,0,SNR      IAC3 SHD STILL=-2
13 05540 063077 HALT      IDSZ CHANGED AC3
14
15      IFIRST USE OF JMP INSTRUCTION JMP .+2
16      IADDRS OF JMP TESTS ARE STORED IN LOC 0
17 05541 020402 JMP001: LDA 0,0,+2
18 05542 115001 MOV 0,3,SKP
19 05543 005541 JMP00
20 05544 040000 STA 0,0      IADDRS OF JMP TST TO LOC 0
21 05545 000402 JMP .+2
22 05546 063077 HALT      IJMP DID NOT JMP
23 05547 116414 SUBW 0,3,SZR      IAC0 AND AC3 SHD BE=
24 05550 063077 HALT      IJMP CHANGED AC3 (JSR7)
25
26      ITEST JMP WITH A NEG OFFSET
27 05551 020402 JMP011: LDA 0,0,+2
28 05552 115001 MOV 0,3,SKP
29 05553 005551 JMP01
30 05554 040000 STA 0,0      ILOC 0=ADDRS JMP TEST
31 05555 111001 MOV 0,2,SKP      IGET TO JMP =
32 05556 000403 JMP .+3
33 05557 000777 JMP .-1
34 05560 063077 HALT
35 05561 116414 SUBW 0,3,SZR
36 05562 063077 HALT      IJMP CHNGED AC0 OR AC3

```

10099 N2LOG

```

01
02
03
04
05 05563 020402 JSR00: LDA 0,0+2
06 05564 115001 MOV 0,3,SKP
07 05565 005563 JSR00: JADRS THIS TEST
08 05566 040000 STA 0,0 JTO LOC 0
09 05567 004402 JSR 0+2 JFIRST USE JSR
10 05570 063077 HALT JJSR DID NOT CHNG PC
11 05571 024075 LDA 1,K5
12 05572 123000 ADD 1,0 JNOW AC0 AND AC3 SHD BE=
13 05573 116414 SUB# 0,3,SZR
14 05574 063077 HALT JJSR FAILED TO LOAD AC3
15
16 05575 020402 JSR01: LDA 0,0+2
17 05576 115001 MOV 0,3,SKP
18 05577 005575 JSR01: JADRS THIS TEST
19 05500 040000 STA 0,0 JTO LOC 0
20 05601 111001 MOV 0,2,SKP
21 05602 000403 JMP 0+3
22 05603 004777 JSR 0,-1 JFIRST JSR = OFFSET
23 05604 063077 HALT JJSR DID NOT CHNG PC
24 05605 024076 LDA 1,K7
25 05606 123000 ADD 1,0
26 05607 116414 SUB# 0,3,SZR
27 05610 063077 HALT

```

```

28
29 JNOW TEST LDA USING INDEX MODE 2
30 JFIRST USE OF INDEXING OFFSET AND INDEX=0
31 05611 102000 LDA34: ADC 0,0
32 05612 040000 STA 0,0 JPREPARE AC'S
33 05613 110000 COM 0,2 J0=-1 1 AND 2=0
34 05614 145000 MOV 2,1 JAC3=+1
35 05615 050001 STA 2,1 J(LOC 1)=0
36 05616 155400 INC 2,3
37 05617 025000 LDA 1,0+2
38 05620 167014 ADD# 3,1,SZR JAC3=+1 (AC1)=+1 IF LDA CORRECT
39 05621 063077 HALT J(LOC 1)=0,2 FAILED
40 JMAY HAVE USED AC3 AS INDEX (AC1) WILL=(LOC 1)
41
42 JTEST TO MAKE SURE EFA REALLY INDEXES MODE 2
43 05622 102000 LDA35: ADC 0,0
44 05623 104000 COM 0,1
45 05624 131400 INC 1,2 JAC2=1
46 05625 155400 INC 2,3 JAC3=2
47 05626 044000 STA 1,0 JLOC 0=0
48 05627 040001 STA 0,1 JLOC 1=-1
49 05630 025000 LDA 1,0+2 JGET (LOC 1) TO AC1
50 05631 106414 SUB# 0,1,SZR
51 05632 063077 HALT

```

10100 N2LOG

```

01
02
03 JNOW USE STA MODE 2 INDEXED
04 JALSO FIRST USE OF AN LDA PAGE 0 BIT 0=1
05
06 05633 030063 STAR0: LDA 2,K200 JTHIS LDA PREV TESTED
07 05634 051000 STA 2,0+2 JSTORE 200 IN LOC 200
08 05635 024200 LDA 1,200 JDIRECT ACCESS 200
09 05636 132414 SUB# 1,2,SZR JNOT=LDA OR STA
10 05637 063077 HALT JCOULD FAIL EFA DISPTND
11 JIPN=1 SHD BE BLOCKED BY ALU ROM IR6,7=0 EFA
12 JTRY STA AGAIN WITH + OFFSET
13 JCONTENTS OF LOC 200 STILL=200
14 05640 030063 STAR3: LDA 2,K200
15 05641 141400 INC 2,0
16 05642 041001 STA 0,1,2 J201 TO LOC 201
17 05643 024201 LDA 1,201 JGET 201 DIRECT
18 05644 122414 SUB# 1,0,SZR J
19 05645 063077 HALT JSTA 0,1,2 FAILED
20
21 JTRY STA AGAIN WITH - OFFSET
22 05646 030063 STAR4: LDA 2,K200
23 05647 144000 COM 2,1
24 05648 045377 STA 1,-1,2 JCOM 200 TO LOC 177
25 05649 020177 LDA 0,177 JGET IT BACK
26 05652 106414 SUB# 0,1,SZR J(LOC 177) SHD=COM 200
27 05653 063077 HALT JSTA 1,-1,2 FAILED
28 JDISPTND MAY HAVE FAILED EFA IR8=1 AND NOT INDEX 00
29 JALU ROM IR6=1 AND EFA
30
31 JUSE STA DIRECT TO 300
32 JAND LDA INDEXED MODE 3 TO RETRIEVE
33
34 05654 034063 STAR5: LDA 3,K200 JPREP AC2 AND AC3 FOR
35 05655 030062 LDA 2,K100 JTESTING INDEX 3 GETS AC3
36 05656 054300 STA 3,300 JDUBTFUL THAT DISPTND FAILS
37 05657 160000 COM 3,0
38 05658 040200 STA 0,200 JPREP LOC 200 IN CASE INDEXS AC2
39 05661 025500 LDA 1,100,3 JFIRST USE OF INDEX 3
40 05662 136414 SUB# 1,3,SZR JAC1 AND AC3 SHD=200
41 05663 063077 HALT J(LOC 177) DIDN'T GET (LOC 300)
42 JIF (AC1)=COM OF 200 INDEX 2 WAS USED INSTEAD
43
44 JTEST LDA INDEXED AC3 WITH - OFFSET
45
46 05664 034077 STAR6: LDA 3,K300
47 05665 030063 LDA 2,K200
48 05666 160400 NEG 3,0
49 05667 040277 STA 0,277 J=300 TO LOC 277
50 05670 025777 LDA 1,-1,3 JLOC 277 TO AC1
51 05671 122414 SUB# 1,0,SZR JAC1 SHD=AC0
52 05672 063077 HALT J(LOC 1,-1,3) FAILED

```

10101 N2LOG

```

01
02
03 ;START TESTING AUTO INDEX AND INDIRECTS
04 ;USING MODE 2 SAFEST WAY TO LOAD LOC 20
05 ;AND AVOID "AUTO"
06
07 05673 030060 STA07: LDA 2,K20
08 05674 020064 LDA 0,K400
09 05675 114400 NEG 0,3
10 05676 041000 STA 0,0,2 ;FIRST REF MEM LOC 20
11 05677 055001 STA 3,1,2
12 05700 024020 LDA 1,20 ;FIRST DIRECT REF LOC 20
13 05701 122414 SUR# 1,0,SZ# ;AC1 0 AND LOC 20 SHD=400
14 05702 063077 HALT ;REFERENCE LOC 20 FAILED
15 ;AUTO ENABLED INTO SET AUTO COULD FAIL IR11=1
16 ;(20) AC1 AND AC0 SHD=400
17
18 ;FIRST USE OF DEFER FOLLOWS
19 ;NOT AUTO INDEXED COULD HANG UP VIA NOT CPB0
20 05703 024063 STA08: LDA 1,K200 ;PREPARE REGISTERS
21 05704 044000 STA 1,0 ;FOR TEST
22 05705 130400 NEG 1,2
23 05706 050200 STA 2,200 ;200=-200
24 05707 044177 STA 1,177 ;177 AND 201
25 05710 044201 STA 1,201 ;+=200
26 05711 022000 LDA 0,0 ;FIRST TIME IR5=1
27 05712 112414 SUR# 0,2,SZ# ;AC2 AND AC0 SHD=-200
28 05713 063077 HALT ;FIRST DEFER FAILED
29 05714 020000 LDA 0,0
30 05715 106414 SUR# 0,1,SZ# ;LOC 0 SHD=200
31 05716 063077 HALT ;AUTO INC OR DEC LOC 0
32 ;SEE NOT IR11 INTO SET AUTO
33 ;AC0=201 AUTO SET PREMATURELY

```

10102 N2LOG

```

01
02
03 ;NOW TEST DEFER VIA AUTO LOC 20
04 ;FIRST TIME FOR AUTO
05 ;IF IT DOESN'T CLEAR GOOD LUCK +1 INST'S STARTS
06 05717 024077 STA09: LDA 1,K300
07 05720 044020 STA 1,20 ;PREPARE REG'S
08 05721 120400 NEG 1,0 ;(20) 300 AND 277=300
09 05722 040301 STA 0,301 ;(301)=-300
10 05723 044300 STA 1,300
11 05724 044277 STA 1,277
12 05725 036020 LDA 3,020 ;FIRST TIME AUTO
13 05726 116414 SUR# 0,3,SZ# ;(301) 0 AND AC3 SHD=-300
14 05727 063077 HALT ;AUTO (020) FAILED LDA
15 05730 030020 LDA 2,20
16 05731 125400 INC 1,1
17 05732 146414 SUR# 2,1,SZ# ;(20) SHD +1 TO=301
18 05733 063077 HALT ;020 DID NOT +1
19 ;AUTO DEC COULD HAVE SET SEE "NOT ALU12" AND SET AUTO
20 ;CONTENTS OF LOC 20 WILL=277
21 ;OR IF DEFER CLWS PREMATURE AC3 WILL=301
22 ;SEE "SET AUTO" INTO CLR DEFER TO BLOCK 0 TO DEFER
23
24 ;NOW TEST AUTO DEC #30
25 ;FIRST TIME FOR AUTO DEC
26 05734 024063 STA10: LDA 1,K200 ;NEXT STA COULD HURT IR12=1
27 05735 044030 STA 1,30 ;NO SET AUTO SO AUTO DEC SHD=0
28 05736 134400 NEG 1,3 ;ALU 12 HAS=1 PREVIOUSLY THOUGH
29 05737 054177 STA 3,177 ;177=-200
30 05740 044200 STA 1,200 ;200 201=-200
31 05741 044201 STA 1,201
32 05742 022030 LDA 0,030 ;FIRST AUTO DEC
33 05743 116414 SUR# 0,3,SZ# ;AC2 AND 3 SHD=-200
34 05744 063077 HALT ;FIRST AUTO DEC FAILED
35 05745 020030 LDA 0,30
36 05746 115400 INC 0,3
37 05747 136414 SUR# 1,3,SZ#
38 05750 063077 HALT ;(30) NOT=177 AUTO DEC
39 ;IF CONTENTS 30=201 SEE ALU12,SET AUTO INTO AUTO DEC

```

1P1A3 N2LOG

```

01
02
03      JCASCADE DEFERS THROUGH 0 AND 1
04      IFIRST DEFER DEFERRED
05 05751 102620 STA11: SURZR 0,0
06 05752 101400      INC 0,0      ICREATE #1
07 05753 040000      STA 0,0      I(LUC 0)=01
08 05754 024077      LDA 1,K300    I(LOC 1)=300
09 05755 044001      STA 1,1
10 05756 134400      NEG 1,3
11 05757 054300      STA 3,300    I(300)=-300
12 05760 044301      STA 1,301    I(301)=300
13 05761 044277      STA 1,277    I(277)=300
14 05762 032000      LDA 2,00    ISHD ALSO DEFER #1 TO LOC 300
15 05763 156414      SUB# 2,3,SZR   IAC2,3 SHD BOTH=-300
16 05764 063077      HALT        IDEFER DEFERRED FAILED
17      IF AC2=300 SEE NOT CPB0 INTO CLEAR DEFER
18      ICPB0=1 SHD INHIBIT CLR DEFER
19
20      JCASCADE DEFERS THROUGH 20 TO 37
21      I20 TO 27 START=017+1 TO 020 (20) EVENT=#37
22      I30 TO 36=021-1 TO 020
23      I37=300-1 TO 277
24
25 05765 030060 STA12: LDA 2,K20    ISET UP
26 05766 020100      LDA 0,KD17    I AUTO REGISTERS
27 05767 176400      SUB 3,3      I20 TO 37
28 05770 024101      LDA 1,KM8
29 05771 041000      STA 0,0,2      IFIRST 20 TO 27=017
30 05772 151400      INC 2,2      ITHEN 30 TO 37=021
31 05773 125404      INC 1,1,SZR
32 05774 000775      JMP STA12+4
33 05775 174005      COM 3,3,SNR
34 05776 000403      JMP ,+3
35 05777 020100      LDA 0,KD21
36 06000 000770      JMP STA12+3
37 06001 020077      LDA 0,K300
38 06002 041377      STA 0,-1,2    I(37)=300
39 06003 040300      STA 0,300
40 06004 040301      STA 0,301
41 06005 040017      STA 0,17
42 06006 114400      NEG 0,3
43 06007 054277      STA 3,277
44 06010 027360      LDA 1,0-20,2   IEFA #20-#15 THROUGH 37 TO 300
45 06011 136414      SUB# 1,3,SZR   IAC1 AND 3 SHD=-300
46 06012 063077      HALT        JCASCADE DEFERS AUTO FAILED
47 06013 021360      LDA 0,-20,2   IGET (20) AGAIN
48 06014 024103      LDA 1,KD37    IGET #37
49 06015 106414      SUB# 0,1,SZR
50 06016 063077      HALT        I AUTO LOC 20 INCORRECT
51
52
53
54
55      IFST JMP "#0" TO BLOCK SETFETCH AND 2WRADR1
56
57 06017 020402 JMP02: LDA 0,#+2
58 06020 115001      MOV 0,3,SKP
59 06021 006017      JMP02
60 06022 040000      STA 0,0      IADRS OF JMPTST TO LOC 0

```

01P4 N2LOG

```

01 06023 002403      JMP #JMP2L
02 06024 063077      HALT        IJMP # FAILED TO
03 06025 063077      HALT        IJMP AT ALL
04 06026 106031 JMP2L: 0,+3
05 06027 063077      HALT        I# WAS IGNORED
06 06030 063077      HALT        I0,+3 MAY BE SKIP ALSO
07 06031 006032      ,+1
08 06032 116414      SUB# 0,3,SZR   IAC0 OR 3 CHANGED ON A JMP#
09 06033 063077      HALT
10
11      IJMP SHOULD NOT GENERATE SETSKIP "JMP 0"
12 06034 020413 JMP03: LDA 0,JM3K   IJMP #300
13 06035 040001      STA 0,1      ITO LOC 1
14 06036 101400      INC 0,0
15 06037 040000      STA 0,0      IJMP #301 TO 0
16 06040 024413      LDA 1,JM3K+1
17 06041 044300      STA 1,300    IERROR RETU TO LOC 1
18 06042 125400      INC 1,1
19 06043 044301      STA 1,301    IOK RETU TO LOC 0
20 06044 002110      JMP #K0
21 06045 063077      HALT
22 06046 063077      HALT
23 06047 002300 JMP3K: JMP #300
24 06050 006051      ,+1
25 06051 063077      HALT        IJMP #K0 ZR,SETSKP
26
27      ILDA INDEXED WITH BIT 0=1
28      ISHOULD NOT DEFER
29
30 06052 030077 LDA36: LDA 2,K300
31 06053 144400      NEG 2,1
32 06054 044301      STA 1,301
33 06055 044277      STA 1,277
34 06056 141400      INC 2,0
35 06057 040030      STA 0,300    I# WILL GET 301 IN ERROR
36 06060 153240      ADD0R 2,2   ISET BIT 0=1
37 06061 035000      LDA 3,0,2    IIR5=0 SHD NOT DEFER
38 06062 116414      SUB# 0,3,SZR
39 06063 063077      HALT        IINDEX "CPB0" DEFERRED

```

10105 N2LOG

```

01
02
03      ;LDA AUTO REG 20 SHOULD NOT DEFER
04      ;WHEN IR5=0 AND (22) BIT 0=1
05
06 06064 030060 LDA37: LDA 2,K20
07 06065 034077 LDA 3,K300
08 06066 054300 STA 3,300
09 06067 054301 STA 3,301
10 06070 177240 ADDOR 3,3
11 06071 055000 STA 3,0,2
12 06072 153240 ADDOR 2,2
13 06073 021000 LDA 0,0,2
14
15      ;JSR WITH BIT 0=1 IN INDEX REG
16      ;SHOULD NOT DEFER AND SHD NOT
17      ;ALLOW BIT 0 INTO AC3
18
19 06074 020402 JSR02: LDA 0,0,2
20 06075 152621 SURZR 2,2,SKP
21 06076 006112 .JSR02K
22 06077 151400 INC 2,2      ;COM 0,0,SKP
23 06100 050000 STA 2,0      ;TO LOC 0001
24 06101 024077 LDA 1,K300
25 06102 137240 ADDOR 1,3
26 06103 044001 STA 1,1      ;0300 (TO KEEP INVALID 0)
27 06104 040300 STA 0,300    ;DEFER INCORRECT RETURN
28 06105 034107 LDA 3,KJRET  ;(JMP 0,3)
29 06106 054002 STA 3,2      ;TO GET US BACK
30 06107 100000 COM 0,0
31 06110 005377 JSR -1,2      ;(2) BIT 0=1 IR5=0 (JSR 0)
32      ;ABOVE JSR SHD NOT DEFER JMP 0,3 IN LOC 2
33      ;SHD BRING US BACK TO JSR +1
34 06111 175112 MOVLA 3,3,SZC      ;AC3 BIT 0 SHD=0
35 06112 063077 JSR02K: HALT      ;DEFERRED OR AC3 BIT 0=1
36 06113 120000 ADC 1,1
37 06114 107000 ADD 0,1      ;AC1=JS K-1
38 06115 136414 SURM 1,3,SZR      ;AC3 SHD=JSR+1
39 06116 063077 HALT      ;WRONG ADDRS IN AC3
40
41      ;TEST ISZ TO NOT ALTER AC'S
42      ;TEMP 00
43 06117 102120 ISZ02: ADCZL 0,0
44 06120 040000 STA 0,0      ;(0)=0
45 06121 102400 SUR 0,0
46 06122 126400 SUR 1,1      ;AC'S ALL=0
47 06123 152400 SUR 2,2
48 06124 176400 SUR 3,3
49 06125 010000 ISZ 0
50 06126 101004 MOV 0,0,SZR
51 06127 063077 HALT      ;AC0 NOT=0 OR ISZ SKPD
52 06130 123000 ADD 1,0
53 06131 143000 ADD 2,0
54 06132 163014 ADDM 3,0,SZR
55 06133 063077 HALT      ;AC1-2-OR 3 ALTERED "ISZ"
56 06134 020000 LDA 0,0
57 06135 100004 COM 0,0,SZR      ;(0) SHD = -1 (SEE RMW)
58 06136 063077 HALT      ;ISZ 0 DID NOT CHNG (0)

```

10106 N2LOG

```

01
02      ;TEST AGAIN 0'S TO NOT ALTER ONES
03 06137 102400 ISZ03: SUR 0,0
04 06140 040000 STA 0,0
05 06141 100000 COM 0,0
06 06142 126000 ADC 1,1
07 06143 152000 ADC 2,2
08 06144 176040 ADCO 3,3
09 06145 010000 ISZ 0
10 06146 175404 INC 3,3,SZR
11 06147 063077 HALT
12 06150 136000 ADC 1,3
13 06151 156003 ADC 2,3,SNC
14 06152 116014 ADDM 0,3,SZR
15 06153 063077 HALT      ;AC1-2 OR 3
16
17      ;TEST DSZ TO NOT ALTER AC'S
18      ;TEMP REG IS USED IN DSZ
19 06154 102000 DSZ02: ADC 0,0
20 06155 040000 STA 0,0
21 06156 100000 COM 0,0
22 06157 104400 NEG 0,1      ;ALL AC'S=0
23 06158 130400 NEG 1,2
24 06161 154400 NEG 2,3
25 06162 014000 DSZ 0      ;1-1 TO -2
26 06163 150404 NEG 2,2,SZR
27 06164 063077 HALT      ;DSZ CHANGED AC2
28 06165 132400 SUR 1,2
29 06166 112400 SUR 0,2
30 06167 172414 SURM 3,2,SZR
31 06170 063077 HALT      ;DSZ CHANGED AC0=1 OR 3
32
33      ;AGAIN TEST DSZ TO NOT ALTER AC'S
34 06171 175520 DSZ03: SURZL 3,3      ;1,+1
35 06172 054000 STA 3,0      ;TO LOC 0
36 06173 154400 NEG 3,1
37 06174 170240 COMOR 3,2      ;AC'S=-1
38 06175 176000 ADC 3,3
39 06176 161240 MOVOR 3,0
40 06177 014000 DSZ 0
41 06200 063077 HALT      ;DSZ DID NOT SKP
42 06201 160400 SUR 3,1
43 06202 140000 ADC 2,1
44 06203 100014 ADDM 0,1,SZR
45 06204 063077 HALT      ;AC0 1 2 OR 3 ALTERED BY DSZ
46 06205 020000 LDA 0,0
47 06206 101004 MOV 0,0,SZR      ;(0) CHANGED TO = 0?
48 06207 063077 HALT      ;DSZ DID NOT CHNG (0)

```

10177 N2LOG

```

01
02
03      ;AUTO INCREMENT SHD NOT ALTER AC'S
04      ;TFMP IS USED FOR AUTO INC
05 06210 152220 STA13: ADCR 2,2
06 06211 050023 STA 2,23
07 06212 126400 SUP 1,1
08 06213 044000 STA 1,0
09 06214 020104 LDA 0,KCBE ;125252 (EVEN BITS)
10 06215 104000 COM 0,1
11 06216 111000 MOV 0,2
12 06217 154000 COM 2,3
13 06220 042023 STA 0,023 ;125252 GOES TO LOC 0
14 06221 117000 ADD 0,3
15 06222 133000 AND 1,2
16 06223 156414 SUM# 2,3,SZ#
17 06224 063077 HALT ;AUTO INC ALTERED AN AC
18
19      ;AUTO DEC SHD NOT ALTER ANY AC
20 06225 170520 STA14: SUBZL 3,3 ;.+.1
21 06226 054037 STA 3,37 ;TO AN AUTO DEC
22 06227 030105 LDA 0,KCHO ;052525
23 06230 144000 COM 2,0
24 06231 105000 MOV 0,1
25 06232 134000 COM 1,3
26 06233 052037 STA 2,037 ;AUTO DEC TO LOC 0
27 06234 106414 SUM# 0,1,SZ#
28 06235 063077 HALT ;AC0 OR 1 ALTERED
29 06236 156414 SUM# 2,3,SZ#
30 06237 063077 HALT ;AC2 OR 3 ALTERED
31
32      ;AN LDA WITH IR12=1 SHD NOT "NO LOAD"
33      ;CALC=0
34
35 06240 102000 LDA3R: ADC 0,0
36 06241 040030 STA 0,30
37 06242 100000 COM 0,0
38 06243 020030 LDA 0,30 ;IR R=1 SHD STILL LOAD
39 06244 100014 COM# 0,0,SZ#
40 06245 063077 HALT ;IR R=1 STOPPED 2WHN

```

10178 N2LOG

```

01
02
03      ;TEST ISZ AND DSZ TO NOT SKIP
04      ;DEFINE MACRO FOR TESTING
05      ;MACRO ISDST
06      ;TEST OF ISZ USZ TO NOT SKIP AROUND #2
07      ;IOS#1:
08      LDA 0,K#2 ;GET #2
09      STA 0,IO#1K
10      ISZ IO#1K ;+1
11      DSZ IO#1K ;-1
12      DSZ IO#1K ;-1
13      ISZ IO#1K ;+1
14      LDA 1,IO#1K ;SHD=#2 AGAIN
15      SUM# 0,1,SZ#
16      HALT ;IS DS SEQ FAILED #2
17      MOV 0,0,SKP
18      IO#1K: 0
19      %
20
21      ;INST 00,2
22      ;TEST OF ISZ DSZ TO NOT SKIP AROUND 2
23      ;IOS#1:
24 06246 020055 LDA 0,K2 ;GET 2
25 06247 040411 STA 0,IO#0K
26 06250 010410 ISZ IO#0K ;+1
27 06251 014407 DSZ IO#0K ;-1
28 06252 014406 DSZ IO#0K ;-1
29 06253 010425 ISZ IO#0K ;+1
30 06254 024404 LDA 1,IO#0K ;SHD=#2 AGAIN
31 06255 106414 SUM# 0,1,SZ#
32 06256 063077 HALT ;IS DS SEQ FAILED 2
33 06257 101001 MOV 0,0,SKP
34 06260 000000 IO#0K: 0
35      ;INST 01,4
36      ;TEST OF ISZ DSZ TO NOT SKIP AROUND 4
37      ;IOS#1:
38 06261 020056 LDA 0,K4 ;GET 4
39 06262 040411 STA 0,IO#1K
40 06263 010410 ISZ IO#1K ;+1
41 06264 014407 DSZ IO#1K ;-1
42 06265 014406 DSZ IO#1K ;-1
43 06266 010405 ISZ IO#1K ;+1
44 06267 024404 LDA 1,IO#1K ;SHD=#4 AGAIN
45 06270 106414 SUM# 0,1,SZ#
46 06271 063077 HALT ;IS DS SEQ FAILED 4
47 06272 101001 MOV 0,0,SKP
48 06273 000000 IO#1K: 0
49      ;INST 02,10
50      ;TEST OF ISZ USZ TO NOT SKIP AROUND 10
51      ;IOS#2:
52 06274 020057 LDA 0,K10 ;GET 10
53 06275 040411 STA 0,IO#2K
54 06276 010410 ISZ IO#2K ;+1
55 06277 014407 DSZ IO#2K ;-1
56 06300 014406 DSZ IO#2K ;-1
57 06301 010405 ISZ IO#2K ;+1
58 06302 024404 LDA 1,IO#2K ;SHD=#10 AGAIN
59 06303 106414 SUM# 0,1,SZ#
60 06304 063077 HALT ;IS DS SEQ FAILED 10

```

```

0109 N2LOG
01 06305 101001 MOV R,P,SKP
02 06306 000000 ID02K: P
03 ISDST 03,20
04 JTEST OF ISZ DSZ TO NOT SKIP AROUND 20
05 IDSP3:
06 06307 020060 LDA R,K20 JGET 20
07 06310 040411 STA P,ID03K
08 06311 010410 ISZ ID03K J+1
09 06312 014407 DSZ ID03K J-1
10 06313 014406 DSZ ID03K J-1
11 06314 010405 ISZ ID03K J+1
12 06315 024404 LDA 1,ID03K ISHD=20 AGAIN
13 06316 106414 SUR# 0,1,SZ
14 06317 063077 HALT JIS DS SEQ FAILED 20
15 06320 101001 MOV R,P,SKP
16 06321 000000 ID03K: P
17 ISDST 04,40
18 JTEST OF ISZ DSZ TO NOT SKIP AROUND 40
19 IDSP4:
20 06322 020061 LDA R,K40 JGET 40
21 06323 040411 STA P,ID04K
22 06324 010410 ISZ ID04K J+1
23 06325 014407 DSZ ID04K J-1
24 06326 014406 DSZ ID04K J-1
25 06327 010405 ISZ ID04K J+1
26 06330 024404 LDA 1,ID04K ISHD=40 AGAIN
27 06331 106414 SUR# 0,1,SZ
28 06332 063077 HALT JIS DS SEQ FAILED 40
29 06333 101001 MOV R,P,SKP
30 06334 000000 ID04K: P
31 ISDST 05,100
32 JTEST OF ISZ DSZ TO NOT SKIP AROUND 100
33 IDSP5:
34 06335 020062 LDA R,K100 JGET 100
35 06336 040411 STA P,ID05K
36 06337 010410 ISZ ID05K J+1
37 06340 014407 DSZ ID05K J-1
38 06341 014406 DSZ ID05K J-1
39 06342 010405 ISZ ID05K J+1
40 06343 024404 LDA 1,ID05K ISHD=100 AGAIN
41 06344 106414 SUR# 0,1,SZ
42 06345 063077 HALT JIS DS SEQ FAILED 100
43 06346 101001 MOV R,P,SKP
44 06347 000000 ID05K: P
45 ISDST 06,200
46 JTEST OF ISZ DSZ TO NOT SKIP AROUND 200
47 IDSP6:
48 06350 020063 LDA R,K200 JGET 200
49 06351 040411 STA P,ID06K
50 06352 010410 ISZ ID06K J+1
51 06353 014407 DSZ ID06K J-1
52 06354 014406 DSZ ID06K J-1
53 06355 010405 ISZ ID06K J+1
54 06356 024404 LDA 1,ID06K ISHD=200 AGAIN
55 06357 106414 SUR# 0,1,SZ
56 06360 063077 HALT JIS DS SEQ FAILED 200
57 06361 101001 MOV R,P,SKP
58 06362 000000 ID06K: P
59 ISDST 07,400
60 JTEST OF ISZ DSZ TO NOT SKIP AROUND 400

```

```

0110 N2LOG
01 IDSP7:
02 06363 020064 LDA R,K400 JGET 400
03 06364 040411 STA P,ID07K
04 06365 010410 ISZ ID07K J+1
05 06366 014407 DSZ ID07K J-1
06 06367 014406 DSZ ID07K J-1
07 06370 010405 ISZ ID07K J+1
08 06371 024404 LDA 1,ID07K ISHD=400 AGAIN
09 06372 106414 SUR# 0,1,SZ
10 06373 063077 HALT JIS DS SEQ FAILED 400
11 06374 101001 MOV R,P,SKP
12 06375 000000 ID07K: P
13 ISDST 08,1000
14 JTEST OF ISZ DSZ TO NOT SKIP AROUND 1000
15 IDSP8:
16 06376 020065 LDA R,K1000 JGET 1000
17 06377 040411 STA P,ID08K
18 06400 010410 ISZ ID08K J+1
19 06401 014407 DSZ ID08K J-1
20 06402 014406 DSZ ID08K J-1
21 06403 010405 ISZ ID08K J+1
22 06404 024404 LDA 1,ID08K ISHD=1000 AGAIN
23 06405 106414 SUR# 0,1,SZ
24 06406 063077 HALT JIS DS SEQ FAILED 1000
25 06407 101001 MOV R,P,SKP
26 06410 000000 ID08K: P
27 ISDST 09,2000
28 JTEST OF ISZ DSZ TO NOT SKIP AROUND 2000
29 IDSP9:
30 06411 020066 LDA R,K2000 JGET 2000
31 06412 040411 STA P,ID09K
32 06413 010410 ISZ ID09K J+1
33 06414 014407 DSZ ID09K J-1
34 06415 014406 DSZ ID09K J-1
35 06416 010405 ISZ ID09K J+1
36 06417 024404 LDA 1,ID09K ISHD=2000 AGAIN
37 06420 106414 SUR# 0,1,SZ
38 06421 063077 HALT JIS DS SEQ FAILED 2000
39 06422 101001 MOV R,P,SKP
40 06423 000000 ID09K: P
41 ISDST 10,4000
42 JTEST OF ISZ DSZ TO NOT SKIP AROUND 4000
43 IDSP10:
44 06424 020067 LDA R,K4000 JGET 4000
45 06425 040411 STA P,ID10K
46 06426 010410 ISZ ID10K J+1
47 06427 014407 DSZ ID10K J-1
48 06430 014406 DSZ ID10K J-1
49 06431 010405 ISZ ID10K J+1
50 06432 024404 LDA 1,ID10K ISHD=4000 AGAIN
51 06433 106414 SUR# 0,1,SZ
52 06434 063077 HALT JIS DS SEQ FAILED 4000
53 06435 101001 MOV R,P,SKP
54 06436 000000 ID10K: P
55 ISDST 11,10K
56 JTEST OF ISZ DSZ TO NOT SKIP AROUND 10K
57 IDSP11:
58 06437 020070 LDA R,K10K JGET 10K
59 06440 040411 STA P,ID11K
60 06441 010410 ISZ ID11K J+1

```

#111 N2LOG

```

01 06442 014407 DSZ ID11K I-1
02 06443 014406 DSZ ID11K I-1
03 06444 010405 ISZ ID11K I+1
04 06445 024404 LDA 1,ID11K ISHD=100K AGAIN
05 06446 106414 SUR# 0,1,SZR
06 06447 063077 HALT IIS DS SEQ FAILED 10K
07 06450 101001 MOV P,P,SKP
08 06451 000000 ID11K: 0
09 ISDST 12,20K
10 ITEST OF ISZ DSZ TO NOT SKIP AROUND 20K
11 IIDS12:
12 06452 020071 LDA 0,K20K IGET 20K
13 06453 040411 STA 0,ID12K
14 06454 010410 ISZ ID12K I+1
15 06455 014407 DSZ ID12K I-1
16 06456 014406 DSZ ID12K I-1
17 06457 010405 ISZ ID12K I+1
18 06460 024404 LDA 1,ID12K ISHD=20K AGAIN
19 06461 106414 SUR# 0,1,SZR
20 06462 063077 HALT IIS DS SEQ FAILED 20K
21 06463 101001 MOV P,P,SKP
22 06464 000000 ID12K: 0
23 ISDST 13,40K
24 ITEST OF ISZ DSZ TO NOT SKIP AROUND 40K
25 IIDS13:
26 06465 020072 LDA 0,K40K IGET 40K
27 06466 040411 STA 0,ID13K
28 06467 010410 ISZ ID13K I+1
29 06470 014407 DSZ ID13K I-1
30 06471 014406 DSZ ID13K I-1
31 06472 010405 ISZ ID13K I+1
32 06473 024404 LDA 1,ID13K ISHD=40K AGAIN
33 06474 106414 SUR# 0,1,SZR
34 06475 063077 HALT IIS DS SEQ FAILED 40K
35 06476 101001 MOV P,P,SKP
36 06477 000000 ID13K: 0
37 ISDST 14,100K
38 ITEST OF ISZ DSZ TO NOT SKIP AROUND 100K
39 IIDS14:
40 06500 020073 LDA 0,K100K IGET 100K
41 06501 040411 STA 0,ID14K
42 06502 010410 ISZ ID14K I+1
43 06503 014407 DSZ ID14K I-1
44 06504 014406 DSZ ID14K I-1
45 06505 010405 ISZ ID14K I+1
46 06506 024404 LDA 1,ID14K ISHD=100K AGAIN
47 06507 106414 SUR# 0,1,SZR
48 06510 063077 HALT IIS DS SEQ FAILED 100K
49 06511 101001 MOV P,P,SKP
50 06512 000000 ID14K: 0
51 ISDST 15,200K
52 ITEST AEDR TO REALLY ASSERT FOR BIT 7
53 ICA# ONLY BE TESTED VIA # 420 "SUM 7" IS OTHER ZR AND
54 06513 030106 AEDB7: LDA 2,K420 ITO GET AT 420
55 06514 024077 LDA 1,K300 ITEST CONSTANT
56 06515 045000 STA 1,0,2 I(420)=300
57 06516 044277 STA 1,277 I(AUTO DEC SHOULDN'T
58 06517 120400 NEG 1,0
59 06520 040300 STA 0,300 I(300)=300
60 06521 044301 STA 1,301

```

#112 N2LOG

```

01 06522 037000 LDA 3,0,2 I
02 06523 162414 SUR# 3,0,SZR I420 SHD NOT BE AUTO REG
03 06524 063077 HALT ILDA #420 "AEDB" FAILED
04 06525 021000 LDA 0,0,2 IGET (420) SHD STILL=300
05 06526 106414 SUR# 0,1,SZR
06 06527 063077 HALT I(420) WERE ALTERED
07
08
09
10 IPROCESSOR I/O INSTN TESTS
11
12 06530 102600 SURZR 0,0
13 06531 040001 STA 0,1 IINTA'S WILL #0
14 IION SHD=0 NO SKIP ON BUSY NON ZERO
15 06532 063477 IO,001 SKPBN CPU IION=0 SHD NOT SKP
16 06533 101001 MOV P,P,SKP
17 06534 063077 HALT IIRB IR9=00 NO SKIP BN
18 IPDWER LOW SHD=0 NO SKIP ON DONE NON ZERO
19 06535 063677 IO,01: SKPBN CPU ISHD NOT SKP
20 06536 101001 MOV P,P,SKP IUIONIT IRB IR9=10
21 06537 063077 HALT ISEE PWR LOW=1(SHDN'T)
22
23 ISKPHZ TO SKP ION=0 FIRST TO SKP TRUE
24 06540 063577 IO,02: SKPHZ CPU IIRB IR9=01
25 06541 063077 HALT IBUSY=0 DID NOT SKP
26 ITEST SKPDZ POWER LOW SHD=0
27 06542 063777 IO,03: SKPDZ CPU IIRB IR9=11
28 06543 063077 HALT IDONE=0 NO SKP(PWR LOW)
29 INIO SHD NEITHER SKP NOR ALTER ANY AC'S
30 06544 102000 IO,04: ADC 0,0 IALL AC'S=1
31 06545 105000 MOV P,1
32 06546 131000 MOV 1,2
33 06547 155000 MOV 2,3
34 06550 000077 NIO CPU IMAKE SURE IO SKP=0
35 06551 122001 ADC 1,0,SKP
36 06552 063077 HALT INIO CPU SKIPPED
37 06553 150000 ADC 2,3
38 06554 162414 SUR# 3,0,SZR
39 06555 063077 HALT INIO CHANGED AN AC
40
41 IACRO IOTS1
42 IDIA# A2, CPU SHOULD ONLY ALTER ACA2
43 IO,01:
44 ADC 0,0 IALL AC'S=1
45 MOV P,1
46 MOV P,2
47 MOV P,3
48 DIA# A2,CPU I#7 A2
49 ADC A3,A4,SKP I=1+0 SHD=1
50 HALT IDIA# SKPD
51 SUR# A5,A4,SZR
52 HALT IACA3,A40A5 ALTERED
53 COM# A2,A2,SNR IDIO ACA2 CHANGE?
54 HALT IACA2 NOT LOADED
55
56
57 IOTS1 05,0,1,2,3,A,READS
58 IDIA 0, CPU SHOULD ONLY ALTER AC0
59 IO,05:
60 06556 102000 ADC 0,0

```

0113 N2LOG

```

01 06557 105000 MOV 0,1 IALL AC'S=-1
02 06560 111000 MOV 0,2
03 06561 115000 MOV 0,3
04 06562 060477 DIA 0,CPU IREADS 0
05 06563 132001 ADC 1,2,SKP I-1+0 SHD=-1
06 06564 063077 HALT IDIA SKPD
07 06565 172414 SUR# 3,2,SZR
08 06566 063077 HALT IAC1,20R3 ALTERED
09 06567 100015 COM# 0,0,SNR IDIO AC0 CHANGE?
10 06570 063077 HALT IAC0 NOT LOADED
11 IOTS1 06,1,0,2,3,A,READS
12 IDIA 1, CPU SHOULD ONLY ALTER AC1
13 IDIO,06:
14 06571 102000 ADC 0,0
15 06572 105000 MOV 0,1 IALL AC'S=-1
16 06573 111000 MOV 0,2
17 06574 115000 MOV 0,3
18 06575 064477 DIA 1,CPU IREADS 1
19 06576 112001 ADC 0,2,SKP I-1+0 SHD=-1
20 06577 063077 HALT IDIA SKPD
21 06600 172414 SUR# 3,2,SZR
22 06601 063077 HALT IAC0,20R3 ALTERED
23 06602 124015 COM# 1,1,SNR IDIO AC1 CHANGE?
24 06603 063077 HALT IAC1 NOT LOADED
25 IOTS1 07,2,3,0,1,A,READS
26 IDIA 2, CPU SHOULD ONLY ALTER AC2
27 IDIO,07:
28 06604 102000 ADC 0,0
29 06605 105000 MOV 0,1 IALL AC'S=-1
30 06606 111000 MOV 0,2
31 06607 115000 MOV 0,3
32 06610 070477 DIA 2,CPU IREADS 2
33 06611 162001 ADC 3,0,SKP I-1+0 SHD=-1
34 06612 063077 HALT IDIA SKPD
35 06613 122414 SUR# 1,0,SZR
36 06614 063077 HALT IAC3,00R1 ALTERED
37 06615 150015 COM# 2,2,SNR IDIO AC2 CHANGE?
38 06616 063077 HALT IAC2 NOT LOADED
39 IOTS1 08,3,0,1,2,A,READS
40 IDIA 3, CPU SHOULD ONLY ALTER AC3
41 IDIO,08:
42 06617 102000 ADC 0,0
43 06620 105000 MOV 0,1 IALL AC'S=-1
44 06621 111000 MOV 0,2
45 06622 115000 MOV 0,3
46 06623 074477 DIA 3,CPU IREADS 3
47 06624 106001 ADC 0,1,SKP I-1+0 SHD=-1
48 06625 063077 HALT IDIA SKPD
49 06626 146414 SUR# 2,1,SZR
50 06627 063077 HALT IAC0,10R2 ALTERED
51 06630 174015 COM# 3,3,SNR IDIO AC3 CHANGE?
52 06631 063077 HALT IAC3 NOT LOADED
53 IOTS1 09,0,1,2,3,B,INTA
54 IDIB 0, CPU SHOULD ONLY ALTER AC0
55 IDIO,09:
56 06632 102000 ADC 0,0
57 06633 105000 MOV 0,1 IALL AC'S=-1
58 06634 111000 MOV 0,2
59 06635 115000 MOV 0,3
60 06636 061477 DIR 0,CPU IINTA 0

```

0114 N2LOG

```

01 06637 132001 ADC 1,2,SKP I-1+0 SHD=-1
02 06640 063077 HALT IDIB SKPD
03 06641 172414 SUR# 3,2,SZR
04 06642 063077 HALT IAC1,20R3 ALTERED
05 06643 100015 COM# 0,0,SNR IDIO AC0 CHANGE?
06 06644 063077 HALT IAC0 NOT LOADED
07 IOTS1 10,1,0,3,2,B,INTA
08 IDIB 1, CPU SHOULD ONLY ALTER AC1
09 IDIO,10:
10 06645 102000 ADC 0,0
11 06646 105000 MOV 0,1 IALL AC'S=-1
12 06647 111000 MOV 0,2
13 06650 115000 MOV 0,3
14 06651 065477 DIR 1,CPU IINTA 1
15 06652 116001 ADC 0,3,SKP I-1+0 SHD=-1
16 06653 063077 HALT IDIB SKPD
17 06654 156414 SUR# 2,3,SZR
18 06655 063077 HALT IAC0,30R2 ALTERED
19 06656 124015 COM# 1,1,SNR IDIO AC1 CHANGE?
20 06657 063077 HALT IAC1 NOT LOADED
21 IOTS1 11,2,3,1,0,B,INTA
22 IDIB 2, CPU SHOULD ONLY ALTER AC2
23 IDIO,11:
24 06660 102000 ADC 0,0
25 06661 105000 MOV 0,1 IALL AC'S=-1
26 06662 111000 MOV 0,2
27 06663 115000 MOV 0,3
28 06664 071477 DIR 2,CPU IINTA 2
29 06665 160001 ADC 3,1,SKP I-1+0 SHD=-1
30 06666 063077 HALT IDIB SKPD
31 06667 106414 SUR# 0,1,SZR
32 06670 063077 HALT IAC3,10R0 ALTERED
33 06671 150015 COM# 2,2,SNR IDIO AC2 CHANGE?
34 06672 063077 HALT IAC2 NOT LOADED
35 IOTS1 12,3,2,0,1,B,INTA
36 IDIB 3, CPU SHOULD ONLY ALTER AC3
37 IDIO,12:
38 06673 102000 ADC 0,0
39 06674 105000 MOV 0,1 IALL AC'S=-1
40 06675 111000 MOV 0,2
41 06676 115000 MOV 0,3
42 06677 075477 DIR 3,CPU IINTA 3
43 06700 142001 ADC 0,0,SKP I-1+0 SHD=-1
44 06701 063077 HALT IDIB SKPD
45 06702 122414 SUR# 1,0,SZR
46 06703 063077 HALT IAC2,00R1 ALTERED
47 06704 174015 COM# 3,3,SNR IDIO AC3 CHANGE?
48 06705 063077 HALT IAC3 NOT LOADED
49

```

10115 M2LOG

```

01
02
03      JDOA 0, CPU SHOULD NOT HANG "DIT TIME"
04      JOUT GOES THROUGH T/S "TOD"
05      JFIRST TIME FOR ANY DOA -B OR C
06 06706 176000 IO,13: ADC 3,3
07 06707 102000      ADC 0,0
08 06710 061077      DOA 0,CPU      JSHD NOT SKP HALT OR ALTER AC'S
09 06711 100004      COM 0,0,SZR
10 06712 063077      HALT          JDOA SKPD OR ALTERED AC'S
11 06713 174004      COM 3,3,SZR
12 06714 063077      HALT          JDOA ALTERED AC3
13
14      JDETERMINE WHICH PATH TO TAKE
15      JIN TESTING FROM THIS POINT ON
16      JTTO "NONE" IS USED FOR "TRUE" INTERRUPT TESTING
17      JTTO DONE=0 AND BUSY=0 "FALSE" INTERRUPT TESTS
18      JTTO DONE=0 AND BUSY=1 LOOP BACK TO A1A
19 06715 176000 IOX00: ADC 3,3      JSET PASS SWITCH
20 06716 063011      SKPDN TTO      JDONE=2
21 06717 000414      JMP IOX01      J=0
22 06720 063511      SKPBZ TTO      JDONE=1 BUSY MUST=0
23 06721 063077      HALT          JBUSY=0 OR DONE=1 FAILED
24 06722 063711      SKPDZ TTO      JDONE=2 Z SHD NOT SKP
25 06723 101001      MOV 0,0,SKP
26 06724 063077      HALT          J"DZ" ERR OR MAYBE "DN"
27 06725 063411      SKPHN TTO      JDONE=1 BUSY CAN'T=1
28 06726 002403      JMP #IOX01-2   JOK TO DO INTR TSTS
29 06727 063077      HALT          JTTO IS BUSY NOT
30 06730 000765      JMP IOX00
31 06731 007143      INT00
32 06732 000501      A1A          JSTART OF LOGIC TEST
33 06733 063511 IOX01: SKPHZ TTO     JNO SKP IS WAITING
34 06734 002776      JMP 0,-2       JDON'T WAIT FOR TTO DONE
35 06735 175404      INC 3,3,SZR
36 06736 063077      HALT          J2ND TRY
37 06737 063711      SKPDZ TTO      JFINITE TIME TWXT "DN" AND "BZ"
38 06740 000756      JMP IOX00+1    JMAYBE DONE=1 (TIME LAPSE)
39
40      JTTO DONE AND BUSY=0
41      JPERFORM TESTS THAT REQUIRE INTERRUPT TO BE FALSE
42
43 06741 102620 NIN00: SUBZR 0,0
44 06742 040001      STA 0,1
45 06743 060177      NIOS CPU      J1=00
46 06744 063477      SKPHN CPU     J1 TO ION "SHD NOT SKP"
47 06745 063077      HALT          JBUSY SHD=1 FOR CPU
48 06746 063477      SKPBK CPU     JION DID NOT SET (NIOS SKPD)
49 06747 063077      HALT          JION=0 HERE IS INTR
50      JTHESE SHD BE NO INTR REQUESTS PENDING
51 06750 060177 NIN01: NIOS CPU      J1 TO ION
52 06751 063577      SKPBZ CPU     JBUSY=1
53 06752 063477      SKPBK CPU     JSHD NOT CLR ION
54 06753 063077      HALT          JBZ SKPD OR BN DIDN'T
55 06754 000277 NIN02: NIOC CPU      JSHD CLR ION
56 06755 063477      SKPBK CPU     JBUSY=0
57 06756 063577      SKPBZ CPU
58 06757 063077      HALT          J"C" DID NOT CLR ION
59

```

10116 M2LOG

```

01
02      JIORST SHD CLR ION
03
04 06764 060177 NIN03: NIOS CPU
05 06765 062477      JORST          JIDCC 0,CPU
06 06766 063477      SKPBK CPU
07 06767 063077      HALT          JIORST FAILED CLR ION
08
09      JIDIC SHD ONLY CLR IO BUS NOT ION
10 06764 060177 NIN04: NIOS CPU
11 06765 062477      DIC 0,CPU      JNO "C" ION SHD STILL=1
12 06766 063477      SKPBK CPU     JIR8,9=00 DID ION CLR
13 06767 063077      HALT          JDIS CLRD ION IR8,9=00
14      JSAME TEST WITH "P" SHD NOT CLR ION IR8,9=11
15 06770 060177 NIN05: NIOS CPU
16 06771 062777      DICP 0,CPU     JIR8,9=11 "P" NOT "C"
17 06772 063477      SKPBK CPU
18 06773 063077      HALT          J"P" CLRD ION
19      J"P" PULSE SHD NOT SFT ION
20 06774 060277 NIN06: NIOC CPU
21 06775 060377      NIOB CPU      JIR8,9=11 "P" NOT "S"
22 06776 063577      SKPBZ CPU
23 06777 063077      HALT          J"P" SET ION
24      J"S" WITH ION=1 SHD LEAVE IT=1
25 07000 060177 NIN07: NIOS CPU      J1 TO ION
26 07001 062577      DIC 0,CPU     JAGAIN WITH IORST
27 07002 063477      SKPBK CPU
28 07003 063077      HALT          J2ND "S" CLRD ION
29      JION=1 AND SKPDN ON DEV 0 SHD NOT SKIP
30 07004 062677 NIN08: IORST
31 07005 060177      NIOS CPU      JSET ION
32 07006 063600      SKPDN 0       JDEV 00 SHD NOT SKP
33 07007 101001      MOV 0,0,SKP   JOK
34 07010 063077      HALT          JCPUINST IN IO SKIP
35
36      JTEST "AND'S" DECODING CPU INST FOR "FALSE"
37      JMACRO IOTS2
38
39      IORST
40      NIOS CPU      JSET ION FOR DEV42
41      SKPHN 42      JTEST NOT BIT 43
42      MOV 0,0,SKP
43      HALT          JONLY DEV 77 SHD SKP
44      JIF ABOVE HALT SEE BIT43 INTO "CPU INST" AND'S
45      X
46      IOTS2 09,76,15
47
48 07011 062677 NIN09: IORST
49 07012 060177      NIOS CPU      JSET ION FOR DEV76
50 07013 063476      SKPBK 76      JTEST NOT BIT 15
51 07014 101001      MOV 0,0,SKP
52 07015 063077      HALT          JONLY DEV 77 SHD SKP
53      JIF ABOVE HALT SEE BIT15 INTO "CPU INST" AND'S
54      IOTS2 10,75,14
55
56 07016 062677 NIN10: IORST
57 07017 060177      NIOS CPU      JSET ION FOR DEV75
58 07020 063475      SKPBK 75      JTEST NOT BIT 14
59 07021 101001      MOV 0,0,SKP
60 07022 063077      HALT          JONLY DEV 77 SHD SKP

```

0117 N2LOG

```

01      IF ABOVE HALT SEE BIT14 INTO "CPU INST" AND'S
02      IOTS2 11,73,13
03
04 07023 062677 IORST
05 07024 060177 NIOS CPU      ISET ION FOR DEV73
06 07025 063473 SKPHN 73     ITEST NOT BIT 13
07 07026 101001 MOV 0,0,SKP
08 07027 063077 HALT      IONLY DEV 77 SHD SKP
09      IF ABOVE HALT SEE BIT13 INTO "CPU INST" AND'S
10      IOTS2 12,67,12
11
12 07030 062677 IORST
13 07031 060177 NIOS CPU      ISET ION FOR DEV67
14 07032 063467 SKPHN 67     ITEST NOT BIT 12
15 07033 101001 MOV 0,0,SKP
16 07034 063077 HALT      IONLY DEV 77 SHD SKP
17      IF ABOVE HALT SEE BIT12 INTO "CPU INST" AND'S
18      IOTS2 13,57,11
19
20 07035 062677 IORST
21 07036 060177 NIOS CPU      ISET ION FOR DEV57
22 07037 063457 SKPHN 57     ITEST NOT BIT 11
23 07040 101001 MOV 0,0,SKP
24 07041 063077 HALT      IONLY DEV 77 SHD SKP
25      IF ABOVE HALT SEE BIT11 INTO "CPU INST" AND'S
26      IOTS2 14,37,10
27
28 07042 062677 IORST
29 07043 060177 NIOS CPU      ISET ION FOR DEV37
30 07044 063437 SKPHN 37     ITEST NOT BIT 10
31 07045 101001 MOV 0,0,SKP
32 07046 063077 HALT      IONLY DEV 77 SHD SKP
33      IF ABOVE HALT SEE BIT10 INTO "CPU INST" AND'S
34

```

0118 N2LOG

```

01      IAN "S" PULSE WITH DEV 0 (NOT CPU INST)
02      ISHO NOT SET ION
03
04 07047 062677 IORST
05 07050 060100 NIOS CPU      I"NOT" CPU BUT "S"
06 07051 063577 SKPHZ CPU  ISEE 9301 GENERATING SETION
07 07052 063077 HALT      IION=1 ILLEGAL (CPU INST NOT)
08
09      IAN "C" PULSE WITH DEV 0 (NOT CPU INST) SHD NOT CLR ION
10
11 07053 062677 IORST
12 07054 060177 NIOS CPU
13 07055 060200 NIOC 0      I"NOT" CPU BUT "C"
14 07056 063477 SKPHN CPU  IION SHD STILL=1
15 07057 063077 HALT      I"C" CLRD ION (NOT CPU-DEV 0)
16
17      IIO SKIPS SHD NOT GET TO PTS1 "S" SHD NOT BE GEN
18 07060 062677 IORST
19 07061 063577 SKPHZ CPU  IIR8,9=01 BUT IS NOT "S"
20 07062 063077 HALT
21 07063 063577 SKPHZ CPU  IION SHD STILL=0
22 07064 063077 HALT      IFIRST BZ GEN'D "S"
23
24      IIO SKIP "DN" SHD NOT="C" NO PTS1
25 07065 060177 NIOS CPU
26 07066 063677 SKPHN CPU  IIR8,9=10 BUT IS NOT "C"
27 07067 101001 MOV 0,0,SKP  IPOWER LOW=0 SHD NOT SKP
28 07068 063077 HALT      ION SKPD WITH ION=1
29 07069 063477 SKPHN CPU  IABOVE HALT SEE NOT IR8
30 07070 063077 HALT      I"DN" CLRD ION
31
32      ISET UP ALL CONDITIONS FOR IO SKP EXCEPT IN/OUT TIME
33 07073 062677 IORST
34 07074 102420 SURZ 0,0
35 07075 103577 ANDCL# 0,0,SRN  IEVERYTHING=0 NO SKP
36 07076 101001 MOV 0,0,SKP
37 07077 063077 HALT
38
39      IAND=SKPBZ CPU
40      ISET UP ALL CONDITIONS FOR NIOS CPU EXCEPT PTS1
41 07100 062677 IORST
42 07101 102040 ADC0 0,0
43 07102 100177 COMCL# 0,0,SRN  IALL=0 NO SKP
44 07103 063577 SKPHZ CPU  IION SHD STILL=0
45 07104 063077 HALT      ICOMCL#=NIOS CPU
46
47      ISET UP ALL CONDITIONS FOR NIOS CPU
48      IEXCEPT IO ALCEN=0
49
50 07105 062677 IORST
51 07106 020177 LDA 0,177  INO IOALCEN
52 07107 063577 SKPBZ CPU  ISEE IOALCEN (NOT),PTS1
53 07108 063077 HALT      ILOA=NIOS CPU
54
55      ISET UP ALL CONDITIONS FOR IO SKPBZ CPU EX(IN/OUT)
56 07111 176400 SUR 3,3  IUSING AN LDA
57 07112 054177 STA 3,177  IMAKE SURE SKP DOESN'T SET
58 07113 054177 STA 3,0
59 07114 020577 LDA 0,0177,3  IALMOST AN SKPBZ CPU
60 07115 101001 MOV 0,0,SZR
61 07116 063077 HALT      ILOA=SKPBZ CPU
62 07117 014121 DSZ PKR00
63 07118 002404 JMP 0,04
64 07119 020122 LDA 0,PKR01
65 07120 040121 STA 0,PKR00
66 07123 101001 MOV 0,0,SKP

```

0119 N2LOG  
01 07124 000501

A1A

10120 N2LOG

```

01
02
03          ;STANT DEL CODE TO TTD
04          ;FOR INTERRUPT TESTING WHEN DONE=1
05
06 07125 102000 TTOPR:  AUC 0,0      I=1
07 07126 061111        DUIS 0,TTD    IOUT TO TTD
08 07127 063411        SKPHN TTD      IBSY SHD=1
09 07130 063077        HALT          INO SKP TTD "HN"
10 07131 063511        SKPRZ TTD      ;
11 07132 100004        CUM 0,0,SZR
12 07133 063077        HALT          ITTO "BZ" ERR
13 07134 063711        SKPOZ TTD      IDONE SHD=0 TTD
14 07135 063077        HALT          ITTO "DZ" ERR
15 07136 063611        SKPDN TTD      ITTO DONE SHD=0
16 07137 002402        JMP 0,+2       IDK LOOP THROUGH TEST
17 07140 063077        HALT          ITTO DONE=1 IN ERR
18 07141 000501        A1A
19
20 07142 007357        PASSC
21          ;TTD DONE=1 USE TO TEST INTERRUPTS
22 07143 020416 INTOP:  LDA 0,INTOK
23 07144 024120        LDA 1,JMPJK
24 07145 030055        LDA 2,K2      ISET UP FOR
25 07146 050001        STA 2,1       ITEST FIRST
26 07147 044002        STA 1,2       IREAL INTERRUPT
27 07150 040300        STA 0,300
28 07151 175400        SUB 3,3
29 07152 075077        DOR 3,CPU     I0 MSKO
30 07153 054000        STA 3,0       I0 ADNS 0
31 07154 060177        NIOS CPU      IION
32 07155 000401        JMP 0,+1      IWAIT
33 07156 063077        HALT          IINTERRUPT DID NOT OCCUR
34 07157 063077        HALT
35 07160 007156        0=2
36 07161 007162 INTOK:  0=1
37 07162 034000        LDA 3,0
38 07163 020775        LDA 0,INTOK=1
39 07164 110414        SUB 0,3,SZR
40 07165 063077        HALT          I(0) NOT=NIOS+2

```

12121 N2LOG

```

01
02      ITEST TO MAKE SURE #IN LOC 1 WILL DEFER
03 07166 020055 INT01: LDA 0,K2      IAND KEEP DEFERING
04 07167 103240      ADDOR 0,0
05 07170 040001      STA 0,1      I#2 ALSO=COM 0,0,SZC
06 07171 024120      LDA 1,JMP3K      IJMP #300
07 07172 044003      STA 1,3      I#WILL EXECUTE IN ERR
08 07173 030414      LDA 2,INT1K      IIF FETCH IS DIRECTLY TO 1
09 07174 050300      STA 2,300      IOR 2ND DEFER FAILS
10 07175 151400      INC 2,2      ILEGAL RET
11 07176 050004      STA 2,4      I#WILL BE IN 4
12 07177 103000      ADD 0,0      I#4=COM 0,0,SZR (WON'T SKIP)
13 07200 103240      ADDOR 0,0
14 07201 040002      STA 0,2      I#4 TO LOC 2
15 07202 101720      MOVZ 0,0      I# CRY JMP #300 IN#
16 07203 060177      NIOS CPU
17 07204 000401      JMP ,+1      I#FIRST INTR #0
18 07205 063077      HALT
19 07206 063077      HALT
20 07207 007210 INT1K: ,+1
21 07210 063077      HALT      ILOC 1 OR 2 EXECUTED
22      IABOVE HALT INTERRUPT IS NOT DOING #1
23      IOR DEFER BIT IN LOC 1 WAS NOT RECOGNIZED
24
25      IION/IOF SHOULD NOT INTR
26 07211 102400 INT02: SUR 0,0
27 07212 040000      STA 0,0
28 07213 101240      MOVOR 0,0
29 07214 040001      STA 0,1
30 07215 060177      NIOS CPU      IION
31 07216 060277      NIOC CPU      IOF
32 07217 000401      JMP ,+1      ISTALL
33 07220 024000      LDA 1,0
34 07221 125004      MOV 1,1,SZR
35 07222 063077      HALT      IINTR AFTER IOF
36

```

12122 N2LOG

```

01
02      I#SKN=-1 SHD NOT ALLOW TTD INTR
03 07223 102000 INT03: ADC 0,0
04 07224 062177      DORS 0,CPU      I#SKN=-1
05 07225 000401      JMP ,+1      ISTALL
06 07226 024000      LDA 1,0      IAWHILE
07 07227 063477      SKPHN CPU
08 07230 063077      HALT      I#MASK0=1 ALLOWED TTD INTR
09 07231 125004      MOV 1,1,SZR
10 07232 063077      HALT      ILOC 0 ALTERED
11 07233 102400      SUR 0,0
12 07234 062077      DOR 0,CPU      I#IS TO MASK 0
13 07235 000401      JMP ,+1      ISTALL WAIT FOR INTR
14 07236 024000      LDA 1,0      IINTR DID NOT OCCUR
15 07237 063577      SKPBZ CPU      IIF BZ NO SKP
16 07240 063077      HALT
17 07241 125005      MOV 1,1,SNR      IOR LOC0
18 07242 063077      HALT      I#AS STILL=0
19
20      IINTERUPT OVER A SKIP INSTRUCTION
21      ISHD STORE THE CORRECT ADDRESS IN LOC 0
22 07243 024407 INT04: LDA 1,INT4K      IRET ADRS
23 07244 044001      STA 1,1      ITO LOC 1
24 07245 060177      NIOS CPU      IION
25 07246 125005      MOV 1,1,SNR      ISET SKIP
26 07247 063077      HALT
27 07250 063077      HALT
28 07251 007250      ,=-1
29 07252 007253 INT4K: ,+1
30 07253 101001      MOV 0,0,SKP
31 07254 063077      HALT      IINTR SKIPD
32 07255 020000      LDA 0,0
33 07256 030773      LDA 0,INT4K-1      IADRS (LOC 0) SHD#
34 07257 142414      SUR# 2,0,SZR
35 07260 063077      HALT      I(LOC 0) INCOR
36      IINTERUPT OVER SKIP INST FAILED
37      IINTERUPT AFTER AN I/O SKIP
38      ISHD STORE CORRECT RESULT IN LOC 0
39 07261 024407 INT05: LDA 1,INT5K
40 07262 044001      STA 1,1      IRET ADRS
41 07263 060177      NIOS CPU      IION
42 07264 063477      SKPHN CPU      IIO SKIP SET SKIP
43 07265 063077      HALT
44 07266 063077      HALT
45 07267 007266      ,=-1
46 07270 007271 INT5K: ,+1
47 07271 024000      LDA 0,0      IINTR SKP WILL MISS THIS
48 07272 030775      LDA 2,INT5K-1      IVALID INTR ADRS
49 07273 142414      SUR# 2,0,SZR
50 07274 063077      HALT      IINC PC IN LOC 0
51

```

0123 N2LOG

```

01
02      ;INTERRUPT AFTER A JSR SHD STORE
03      ;THE CORRECT ADDRESS IN LOC 0
04 07275 030410 INT06: LDA 2,INT06
05 07276 050001 STA 2,1
06 07277 153240 ADDOR 2,2      ;BIT 0 OF AC2=1
07 07300 060177 NIOS CPU      ;ION JSR GOES .+2
08 07301 005375 JSR -3,2      ;JSR ADHS CALC BIT 0=1
09 07302 063077 HALT
10 07303 063077 HALT      ;JSR/INT PREVENTS
11 07304 063077 HALT      ;EITHER HALT
12 07305 007306 INT06: .+1
13 07306 165401 INC 3,1,SKP      ;JSR+1 SHD=INTR ADHS
14 07307 063077 HALT
15 07310 020000 LDA 0,0      ;GET (LOC 0)
16 07311 101112 MOVLW 0,0,SZC      ;BIT 0 MUST=0
17 07312 063077 HALT      ;BIT 0 LOC 0=1
18 07313 106414 SUBW 0,1,SZR      ;
19 07314 063077 HALT      ;LOC 0 OR AC3 INCORRECT
20      ;LOC SHD=PC AFTER JSR (JSR+2)
21      ;AC3 SHD=PC BEFORE JSR (JSR+1)
22      ;NEITHER SHOULD HAVE BIT 0=1 -SEE CPB0-
23      ;NOT JSR OR NOT ZERORIT FORCES NOT CPB0
24 07315 014121 DSZ PKR00
25 07316 002404 JMP 0,+4
26 07317 020122 LDA 0,PKR01
27 07320 040121 STA 0,PKR00
28 07321 101001 MOV 0,0,SKP
29 07322 000501 AIA
30 07323 014112 DSZ TESTK
31 07324 101001 MOV 0,0,SKP
32 07325 000432 JMP PASSC
33
34      ;FIRST LEVEL INTERRUPT TESTS COMPLETE
35      ;CLR TTO DONE AND ION
36      ;REDO NON INT TESTS
37 07326 102620 INT07: SURZR 0,0
38 07327 040001 STA 0,1
39 07330 101120 MOVZL 0,0
40 07331 040000 STA 0,0
41 07332 060177 NIOS CPU
42 07333 062677 IORST
43 07334 000401 JMP .+1
44 07335 024000 LDA 1,0
45 07336 101004 MOV 0,0,SZR
46 07337 063077 HALT      ;IORST FAILED TO STOP INTERRUPT
47 07340 063511 SKPBZ TTO
48 07341 063077 HALT      ;IORST DID NOT MAKE TTY BUSY=0
49 07342 063411 SKPBN TTO
50 07343 101001 MOV 0,0,SKP
51 07344 063077 HALT      ;TTO BUSY SHD =0
52 07345 063711 SKPDZ TTO
53 07346 063077 HALT      ;TTO DONE SHD =0 IORST
54 07347 063611 SKPDN TTO
55 07350 101001 MOV 0,0,SKP
56 07351 063077 HALT
57 07352 063577 SKPBZ CPU
58 07353 063077 HALT
59 07354 002401 JMP 0,+1
60 07355 006532 IO,00

```

0124 N2LOG

```

01 07356 007522 N2ANLN
02
03 07357 024111 PASSC: LDA 1,K50
04 07358 044112 STA 1,TESTK
05 07361 024065 LDA 1,K1000
06 07362 044122 STA 1,PKR01
07 07363 044121 STA 1,PKR00
08 07364 020046 LDA 0,FGGS
09 07365 101004 MOV 0,0,SZR      ;AUTO RUN SYS?
10 07366 002770 JMP 0,PASSC=1      ;YES RETURN
11      ;60 PASSES THROUGH INTERRUPT TESTS - PASS COMPLETE
12 07367 020113 PASST: LDA 0,K215      ;TRY VARIOUS WAIT LOOPS
13 07370 061111 DOAS 0,TTO      ;OUT CAR RET
14 07371 063411 SKPBN TTO      ;BUSY SHD=1
15 07372 063077 HALT
16 07373 063711 SKPDZ TTO      ;DONE SHD=0
17 07374 063077 HALT
18 07375 063511 SKPBZ TTO      ;WAIT LOOP
19 07376 000777 JMP .-1      ;FIRST TIME THIS MAY
20 07377 063611 SKPDN TTO      ;DONE=1 IF REAL "BZ"
21 07400 063077 HALT
22      ;NON OUTPUT LINE FEED
23 07401 024114 LDA 1,K212
24 07402 065111 DOAS 1,TTO
25 07403 063711 SKPDZ TTO
26 07404 063077 HALT
27 07405 063411 SKPBN TTO
28 07406 063077 HALT
29 07407 063611 SKPDN TTO      ;FIRST SKPDN
30 07410 000777 JMP .-1      ;WAIT LOOP
31 07411 063511 SKPBZ TTO      ;BUSY=0 IF REAL DONE
32 07412 063077 HALT
33 07413 126620 SURZR 1,1
34 07414 044001 STA 1,1
35
36 07415 060177 ;TTO DONE=1 NO RESET WITHOUT "C" FOR CLR ION
37 07416 062477 NIOS CPU
38 07417 000401 DIC 0,CPU      ;FIRST LESS "C" FOR ION
39 07420 063477 JMP .+1
40 07421 063077 SKPBN CPU      ;INTERRUPT?
41 07422 063711 HALT      ;ION SHD STILL=1
42 07423 063077 SKPDZ TTO      ;TTO DONE SHD=0
43      ;OUTPUT P
44 07424 030117 LDA 2,K320
45 07425 071111 DOAS 2,TTO
46 07426 063577 SKPBZ CPU      ;ION STILL=1
47 07427 000777 JMP .-1      ;WHEN IT=0 TTO DONE
48 07430 063611 SKPDN TTO      ;TTO DONE=0
49 07431 063077 HALT      ;BZ BEFORE INTR
50 07432 075477 INTA 3
51 07433 024116 LDA 1,KTTO
52 07434 136414 SUBW 1,3,SZR      ;SKP DEVM OK
53 07435 063077 HALT      ;NOT "TTO" ON INTA
54

```

10125 N2LOG

```

01
02      OUTPUT "A"
03 07436 034077    LDA 3,K300
04 07437 175400    INC 3,3
05 07440 060177    NIOS CPU
06 07441 075111    NOAS 3,TT0
07 07442 000401    JMP ,+1
08 07443 063477    SKPHN CPU      ION SHD STILL=1
09 07444 063077    HALT
10 07445 020105    PASL1: LDA 0,KCR0
11 07446 126000    ADC 1,1      100 XOR'S
12 07447 131000    MOV 1,2      10000 WAITING
13 07450 113520    ANDZL 0,2    1000 BITS XOR'D TO
14 07451 107000    ADD 0,1      1-1=ENEN BITS
15 07452 146400    SUB 2,1      1XOR'D TO -1
16 07453 152000    ADC 2,2      1AGAIN SHOULD=
17 07454 155000    MOV 2,3      1THE 000 BITS
18 07455 137520    ANDZL 1,3
19 07456 133000    ADD 1,2
20 07457 172400    SUB 3,2
21 07460 142414    SUB# 2,0,SZ#
22 07461 063077    HALT      1PROCESSOR ARITH ERR
23 07462 063577    SKPHZ CPU    1INTR OCCUR YET
24 07463 000762    JMP PASL1    1NO
25 07464 063611    SKPDN TT0    1TT0 YES DONE=1
26 07465 063077    HALT      1NO ERROR AT "BZ"
27      INTERRUPT SHOULD OCCUR DURING A
28      1STRING OF 10 INSTRUCTIONS OUTPUT FIRST S
29 07466 030115    LDA 2,KJ23
30 07467 102400    SUB 0,0
31 07470 040000    STA 0,0
32 07471 061000    NOA 0,0
33 07472 071111    NOAS 2,TT0    1OUTPUT FIRST S
34 07473 060177    PASL2: NIOS CPU
35 07474 060200    NIOC 0
36 07475 063577    SKPHZ CPU
37 07476 063477    SKPHN CPU
38 07477 060000    NID 0
39 07500 065477    INTA 1
40 07501 060300    NIOP 0
41 07502 074477    DIA 3,CPU
42 07503 060400    DIA 0,0
43 07504 060100    NIOS 0
44 07505 061000    NOA 0,0
45 07506 060277    NIOC CPU
46 07507 034000    LDA 3,0
47 07510 175005    MOV 3,3,SN#
48 07511 000762    JMP PASL2
49 07512 024115    LDA 1,KJ23
50 07513 132414    SUB# 1,2,SZ#
51 07514 063077    HALT
52 07515 101004    MOV 0,0,SZR
53 07516 063077    HALT
54 07517 071111    NOAS 2,TT0
55 07520 002401    JMP 0,+1
56 07521 0004501    AIA
57

```

10126 N2LOG

```

01 07522 014001    N2ARUN: DSZ EGGS+3
02 07523 002776    JAP #N2ARUN=1
03 07524 034052    LDA 3,EGGS+4
04 07525 020051    LDA 0,EGGS+3
05 07526 041776    STA 0,-2,3
06 07527 001400    JMP 0,3
07

```

12127 N2LUG

01  
02  
03 07530 047503 .TXT /COPYRIGHT (C) DGC,1973,74,76  
04 044520  
05 044522  
06 044107  
07 020124  
08 041450  
09 020051  
10 043504  
11 020103  
12 034461  
13 031467  
14 033454  
15 026064  
16 033007  
17 07540 040101 ALL RIGHTS RESERVED/  
18 020114  
19 044522  
20 044107  
21 051524  
22 051040  
23 051505  
24 051105  
25 042526  
26 000104  
27  
28 07560 131116 DIRT: .TXTE IN2LGCTST 31  
29 043714  
30 152303  
31 152123  
32 031640  
33 000000  
34 07566 000000 0  
35 07567 000200 DTOSR  
36 07570 157771 157771  
37 07571 000000 0  
38 07572 000000 0  
39 07573 000000 0  
40 07574 000000 0  
41 07575 000000 0  
42  
43 .END

0128 N2LUG

01A 000501 4/02 5/20 115/32 119/01 120/18 123/29 125/56  
01B 000504 5/32  
01C 000507 5/38  
01D 000512 5/44  
01E 000515 5/50  
01F 000520 5/56  
01G 000523 6/02  
020 001025 14/06  
021 001027 14/12  
022 001032 14/18  
023 001035 14/27  
024 001040 14/33  
025 001043 14/40  
02A 000520 6/09  
02B 000531 6/15  
02C 000534 6/21  
02D 000537 6/27  
02E 000542 6/33  
02F 000545 6/39  
02G 000550 6/45  
03A 000553 6/52  
03B 000556 6/58  
03C 000561 7/04  
03D 000564 7/10  
03E 000567 7/16  
03F 000572 7/22  
03G 000575 7/28  
040 001222 19/17  
041 001225 19/24  
042 001232 20/04  
043 001236 20/09  
044 001241 20/17  
045 001245 20/27  
046 001247 20/31  
047 001252 20/36  
048 001256 21/04  
049 001262 21/11  
04A 000600 7/35  
04B 000603 7/41  
04C 000606 7/47  
04D 000611 7/53  
04E 000614 7/59  
04F 000617 8/05  
04G 000622 8/11  
050 001265 21/21  
051 001273 21/28  
05A 000625 8/18  
05B 000630 8/24  
05C 000633 8/30  
05D 000636 8/36  
05E 000641 8/42  
05F 000644 8/48  
05G 000647 8/54  
06A 000652 9/01  
06B 000655 9/07  
06C 000658 9/13  
06D 000663 9/19  
06E 000666 9/25  
06F 000671 9/31

## P129 N2LOG

|       |         |       |        |       |       |       |       |       |
|-------|---------|-------|--------|-------|-------|-------|-------|-------|
| A6G   | 000674  | 9/37  |        |       |       |       |       |       |
| A7A   | 000677  | 9/44  |        |       |       |       |       |       |
| A7B   | 000702  | 9/54  |        |       |       |       |       |       |
| A7C   | 000705  | 9/56  |        |       |       |       |       |       |
| A7D   | 000710  | 10/02 |        |       |       |       |       |       |
| A7E   | 000713  | 10/08 |        |       |       |       |       |       |
| A7F   | 000716  | 10/14 |        |       |       |       |       |       |
| A7G   | 000721  | 10/20 |        |       |       |       |       |       |
| A8A   | 000724  | 10/27 |        |       |       |       |       |       |
| A8B   | 000727  | 10/33 |        |       |       |       |       |       |
| A8C   | 000732  | 10/39 |        |       |       |       |       |       |
| A8D   | 000735  | 10/45 |        |       |       |       |       |       |
| A8E   | 000744  | 10/51 |        |       |       |       |       |       |
| A8F   | 000743  | 10/57 |        |       |       |       |       |       |
| A8G   | 000746  | 11/03 |        |       |       |       |       |       |
| A9A   | 000751  | 12/05 |        |       |       |       |       |       |
| A9B   | 000750  | 12/12 |        |       |       |       |       |       |
| A9C   | 000765  | 12/23 |        |       |       |       |       |       |
| A9D   | 000774  | 12/29 |        |       |       |       |       |       |
| A9E   | 000776  | 12/39 |        |       |       |       |       |       |
| A9F   | 001100  | 13/04 |        |       |       |       |       |       |
| A9G   | 001100  | 13/11 |        |       |       |       |       |       |
| A9H   | 001111  | 13/17 |        |       |       |       |       |       |
| A9I   | 001115  | 13/24 |        |       |       |       |       |       |
| A9J   | 001121  | 13/29 |        |       |       |       |       |       |
| AC15  | 0003013 | 50/45 |        |       |       |       |       |       |
| ACIT2 | 000056  | MC    | 17/06  | 17/13 | 17/19 | 17/25 | 17/31 | 17/37 |
|       |         |       | 17/49  | 17/55 | 18/01 | 18/07 | 18/13 | 18/19 |
| ACIT5 | 000035  | MC    | 15/04  | 15/13 | 15/20 | 15/27 | 15/34 | 15/41 |
|       |         |       | 15/55  | 16/02 | 16/09 | 16/16 | 16/23 | 16/30 |
| ADDT0 | 000327  | MC    | 47/05  | 47/24 | 47/37 | 47/50 | 48/03 | 48/17 |
|       |         |       | 48/43  | 48/56 | 49/10 | 49/23 | 49/36 | 49/49 |
| ADDT1 | 000243  | MC    | 37/05  | 38/02 | 38/17 | 38/32 | 38/47 | 39/02 |
|       |         |       | 39/32  | 39/47 | 40/02 | 40/17 | 40/32 | 40/47 |
|       |         |       | 41/17  | 41/32 | 41/47 | 42/08 | 42/23 | 42/38 |
|       |         |       | 43/08  | 43/23 | 43/38 | 43/53 | 44/08 | 44/23 |
|       |         |       | 44/53  | 45/08 | 45/23 | 45/38 | 45/53 |       |
| AEDB7 | 0006513 |       | 111/54 |       |       |       |       |       |
| ANCA0 | 0002163 |       | 37/22  |       |       |       |       |       |
| AND00 | 0003020 |       | 51/05  |       |       |       |       |       |
| AND01 | 0003025 |       | 51/16  |       |       |       |       |       |
| AND02 | 0003033 |       | 51/26  |       |       |       |       |       |
| AND03 | 0003041 |       | 51/35  |       |       |       |       |       |
| AND00 | 0003432 |       | 61/05  |       |       |       |       |       |
| AND21 | 0003435 |       | 61/10  |       |       |       |       |       |
| AND22 | 0003444 |       | 61/16  |       |       |       |       |       |
| AND23 | 0003444 |       | 61/21  |       |       |       |       |       |
| AND24 | 0003454 |       | 61/28  |       |       |       |       |       |
| AND25 | 0003453 |       | 61/32  |       |       |       |       |       |
| AND26 | 0003456 |       | 61/36  |       |       |       |       |       |
| AND27 | 0003462 |       | 61/41  |       |       |       |       |       |
| ANDT5 | 000410  | MC    | 52/03  | 53/02 | 53/29 | 53/56 | 54/23 | 54/50 |
|       |         |       | 55/44  | 56/11 | 56/38 | 57/05 | 57/32 | 57/59 |
|       |         |       | 58/53  | 59/20 | 59/47 |       |       | 58/26 |
| ASL15 | 0001543 |       | 27/41  |       |       |       |       |       |
| ASL31 | 0002156 |       | 36/33  |       |       |       |       |       |
| ASR15 | 0001417 |       | 24/52  |       |       |       |       |       |

## P130 N2LOG

|       |         |        |        |        |        |        |        |        |
|-------|---------|--------|--------|--------|--------|--------|--------|--------|
| ASR31 | 0001752 | 32/33  |        |        |        |        |        |        |
| DIRT  | 0007560 | 3/05   | 127/20 |        |        |        |        |        |
| DSZ00 | 0005500 | 47/19  |        |        |        |        |        |        |
| DSZ01 | 0005527 | 98/04  |        |        |        |        |        |        |
| DSZ02 | 0006154 | 106/19 |        |        |        |        |        |        |
| DSZ03 | 0006171 | 106/34 |        |        |        |        |        |        |
| DTOSH | 0002200 | 4/01   | 127/35 |        |        |        |        |        |
| EGGS  | 0000400 | 3/08   | 3/09   | 124/08 | 126/01 | 126/03 | 126/04 |        |
| IND00 | 0006260 | 100/25 | 100/26 | 100/27 | 100/28 | 100/29 | 100/30 | 100/34 |
| IND01 | 0006273 | 100/39 | 100/40 | 100/41 | 100/42 | 100/43 | 100/44 | 100/48 |
| IND02 | 0006306 | 100/53 | 100/54 | 100/55 | 100/56 | 100/57 | 100/58 | 100/02 |
| IND03 | 0006321 | 100/07 | 100/08 | 100/09 | 100/10 | 100/11 | 100/12 | 100/16 |
| IND04 | 0006334 | 100/21 | 100/22 | 100/23 | 100/24 | 100/25 | 100/26 | 100/30 |
| IND05 | 0006347 | 100/35 | 100/36 | 100/37 | 100/38 | 100/39 | 100/40 | 100/44 |
| IND06 | 0006362 | 100/49 | 100/50 | 100/51 | 100/52 | 100/53 | 100/54 | 100/58 |
| IND07 | 0006375 | 110/03 | 110/04 | 110/05 | 110/06 | 110/07 | 110/08 | 110/12 |
| IND08 | 0006414 | 110/17 | 110/18 | 110/19 | 110/20 | 110/21 | 110/22 | 110/26 |
| IND09 | 0006423 | 110/31 | 110/32 | 110/33 | 110/34 | 110/35 | 110/36 | 110/40 |
| IND10 | 0006436 | 110/45 | 110/46 | 110/47 | 110/48 | 110/49 | 110/50 | 110/54 |
| IND11 | 0006451 | 110/59 | 110/60 | 111/01 | 111/02 | 111/03 | 111/04 | 111/08 |
| IND12 | 0006464 | 111/13 | 111/14 | 111/15 | 111/16 | 111/17 | 111/18 | 111/22 |
| IND13 | 0006477 | 111/27 | 111/28 | 111/29 | 111/30 | 111/31 | 111/32 | 111/36 |
| IND14 | 0006512 | 111/41 | 111/42 | 111/43 | 111/44 | 111/45 | 111/46 | 111/50 |
| INC00 | 0003466 | 62/03  |        |        |        |        |        |        |
| INC01 | 0003476 | 62/16  |        |        |        |        |        |        |
| INC02 | 0003506 | 62/28  |        |        |        |        |        |        |
| INC03 | 0003721 | 67/03  |        |        |        |        |        |        |
| INC04 | 0003726 | 67/11  |        |        |        |        |        |        |
| INCT5 | 000534  | MC     | 63/04  | 63/24  | 63/37  | 63/50  | 64/03  | 64/16  |
|       |         |        | 64/42  | 64/55  | 65/08  | 65/21  | 65/34  | 65/47  |
|       |         |        | 65/13  | 66/26  | 66/39  |        |        | 65/60  |
| INT00 | 0007143 | 115/31 | 120/22 |        |        |        |        |        |
| INT01 | 0007166 | 121/03 |        |        |        |        |        |        |
| INT02 | 0007223 | 122/03 |        |        |        |        |        |        |
| INT03 | 0007243 | 122/21 |        |        |        |        |        |        |
| INT04 | 0007261 | 122/38 |        |        |        |        |        |        |
| INT05 | 0007275 | 123/04 |        |        |        |        |        |        |
| INT06 | 0007306 | 123/37 |        |        |        |        |        |        |
| INT07 | 0007161 | 120/22 | 120/36 | 120/38 |        |        |        |        |
| INT08 | 0007207 | 121/08 | 121/20 |        |        |        |        |        |
| INT09 | 0007252 | 122/21 | 122/28 | 122/32 |        |        |        |        |
| INT10 | 0007270 | 122/38 | 122/45 | 122/47 |        |        |        |        |
| INT11 | 0007305 | 123/04 | 123/12 |        |        |        |        |        |
| INT12 | 0007220 | MC     | 112/41 | 112/57 | 113/11 | 113/25 | 113/39 | 113/53 |
|       |         |        | 114/21 | 114/35 |        |        |        | 114/07 |
| INT13 | 0007257 | MC     | 116/37 | 116/46 | 116/54 | 117/02 | 117/10 | 117/26 |
| INT14 | 0007115 |        | 115/19 | 115/30 | 115/38 |        |        |        |
| INT15 | 0007133 |        | 115/21 | 115/28 | 115/33 |        |        |        |
| INT16 | 0006532 |        | 112/15 | 123/60 |        |        |        |        |
| INT17 | 0006535 |        | 112/19 |        |        |        |        |        |
| INT18 | 0006541 |        | 112/24 |        |        |        |        |        |
| INT19 | 0006542 |        | 112/27 |        |        |        |        |        |
| INT20 | 0006544 |        | 112/30 |        |        |        |        |        |
| INT21 | 0006706 |        | 115/06 |        |        |        |        |        |
| ISDST | 0001164 | MC     | 100/05 | 100/21 | 100/35 | 100/49 | 100/63 | 100/17 |
|       |         |        | 100/45 | 100/59 | 110/13 | 110/27 | 110/41 | 110/55 |
|       |         |        | 111/23 | 111/37 |        |        |        | 111/09 |
| ISZ00 | 0005464 |        | 97/03  |        |        |        |        |        |

0131 N2LOG

|       |        |        |        |        |        |        |        |        |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|
| ISZ01 | 005512 | 97/32  |        |        |        |        |        |        |
| ISZ02 | 006117 | 105/43 |        |        |        |        |        |        |
| ISZ03 | 006137 | 106/03 |        |        |        |        |        |        |
| JMP01 | 006047 | 104/12 | 104/16 | 104/23 |        |        |        |        |
| JMP02 | 005541 | 98/17  | 98/19  |        |        |        |        |        |
| JMP03 | 005551 | 98/26  | 98/28  |        |        |        |        |        |
| JMP04 | 006017 | 103/57 | 103/59 |        |        |        |        |        |
| JMP05 | 006034 | 104/12 |        |        |        |        |        |        |
| JMP06 | 006026 | 104/01 | 104/04 |        |        |        |        |        |
| JMP07 | 000120 | 3/52   | 120/23 | 121/06 |        |        |        |        |
| JMP08 | 006112 | 105/21 | 105/35 |        |        |        |        |        |
| JMP09 | 005563 | 99/05  | 99/07  |        |        |        |        |        |
| JMP10 | 005575 | 99/16  | 99/18  |        |        |        |        |        |
| JMP11 | 006074 | 105/19 |        |        |        |        |        |        |
| K01   | 000110 | 3/44   | 104/20 |        |        |        |        |        |
| K02   | 000054 | 3/16   | 83/05  | 83/30  | 83/36  | 83/42  | 83/48  | 83/54  |
|       |        | 83/60  | 84/06  | 84/12  | 84/18  | 84/24  | 84/30  | 84/36  |
|       |        | 85/19  | 88/46  | 91/03  |        |        |        |        |
| K03   | 000057 | 3/19   | 85/40  | 89/37  | 91/54  | 108/52 |        |        |
| K04   | 000062 | 3/22   | 86/01  | 90/28  | 92/45  | 100/35 | 109/34 |        |
| K05   | 000065 | 3/25   | 86/22  | 89/04  | 91/19  | 110/16 | 124/05 |        |
| K06   | 000073 | 3/31   | 87/04  | 90/46  | 93/01  | 111/40 |        |        |
| K07   | 000070 | 3/28   | 86/43  | 89/55  | 92/10  | 110/58 |        |        |
| K08   | 000055 | 3/17   | 85/26  | 89/03  | 91/20  | 108/24 | 120/24 | 121/03 |
| K09   | 000064 | 3/20   | 85/47  | 89/54  | 92/11  | 101/07 | 103/25 | 105/06 |
|       |        | 109/06 |        |        |        |        |        |        |
| K10   | 000063 | 3/23   | 86/08  | 90/45  | 93/02  | 100/06 | 100/14 | 100/22 |
|       |        | 100/34 | 100/47 | 101/20 | 102/26 | 109/48 |        |        |
| K11   | 000066 | 3/26   | 86/29  | 89/21  | 91/36  | 110/30 |        |        |
| K12   | 000071 | 3/29   | 86/50  | 90/12  | 92/27  | 111/12 |        |        |
| K13   | 000114 | 3/48   | 124/23 |        |        |        |        |        |
| K14   | 000113 | 3/47   | 124/12 |        |        |        |        |        |
| K15   | 000077 | 3/35   | 100/46 | 102/06 | 103/08 | 103/37 | 104/30 | 105/07 |
|       |        | 105/24 | 111/55 | 125/03 |        |        |        |        |
| K16   | 000117 | 3/51   | 124/44 |        |        |        |        |        |
| K17   | 000115 | 3/49   | 125/29 | 125/49 |        |        |        |        |
| K18   | 000056 | 3/18   | 85/33  | 89/20  | 91/37  | 108/38 |        |        |
| K19   | 000061 | 3/21   | 85/54  | 90/11  | 92/28  | 109/20 |        |        |
| K20   | 000064 | 3/24   | 86/15  | 88/47  | 91/02  | 101/08 | 110/02 |        |
| K21   | 000067 | 3/27   | 86/36  | 89/38  | 91/53  | 110/44 |        |        |
| K22   | 000072 | 3/30   | 86/57  | 90/29  | 92/44  | 111/26 |        |        |
| K23   | 000106 | 3/42   | 111/54 |        |        |        |        |        |
| K24   | 000075 | 3/33   | 99/11  |        |        |        |        |        |
| K25   | 000111 | 3/45   | 124/03 |        |        |        |        |        |
| K26   | 000076 | 3/34   | 99/24  |        |        |        |        |        |
| K27   | 000104 | 3/40   | 107/09 |        |        |        |        |        |
| K28   | 000105 | 3/41   | 107/22 | 125/10 |        |        |        |        |
| K29   | 000100 | 3/36   | 103/26 |        |        |        |        |        |
| K30   | 000102 | 3/38   | 103/35 |        |        |        |        |        |
| K31   | 000103 | 3/39   | 103/48 |        |        |        |        |        |
| K32   | 000107 | 3/43   | 105/28 |        |        |        |        |        |
| K33   | 000074 | 3/32   | 96/08  |        |        |        |        |        |
| K34   | 000101 | 3/37   | 103/28 |        |        |        |        |        |
| K35   | 000116 | 3/50   | 124/51 |        |        |        |        |        |
| LDA00 | 004644 | 83/03  |        |        |        |        |        |        |
| LDA01 | 005417 | 96/06  |        |        |        |        |        |        |
| LDA02 | 005424 | 96/14  |        |        |        |        |        |        |
| LDA03 | 005432 | 96/22  |        |        |        |        |        |        |

0132 N2LOG

|       |        |        |        |        |        |        |        |       |
|-------|--------|--------|--------|--------|--------|--------|--------|-------|
| LDA04 | 005444 | 96/29  |        |        |        |        |        |       |
| LDA05 | 005452 | 96/41  |        |        |        |        |        |       |
| LDA06 | 005611 | 99/31  |        |        |        |        |        |       |
| LDA07 | 005622 | 99/43  |        |        |        |        |        |       |
| LDA08 | 006052 | 104/30 |        |        |        |        |        |       |
| LDA09 | 006064 | 105/06 |        |        |        |        |        |       |
| LDA10 | 006244 | 107/35 |        |        |        |        |        |       |
| LDA11 | 001014 | MC     | 83/10  | 83/27  | 83/33  | 83/39  | 83/45  | 83/51 |
|       |        |        | 84/03  | 84/09  | 84/15  | 84/21  | 84/27  | 84/33 |
| LDA12 | 001026 | MC     | 85/05  | 85/17  | 85/24  | 85/31  | 85/38  | 85/45 |
|       |        |        | 85/59  | 86/06  | 86/13  | 86/20  | 86/27  | 86/34 |
|       |        |        | 86/48  | 86/55  | 87/02  |        |        |       |
| N2ARU | 007522 | 124/01 | 126/01 | 126/02 |        |        |        |       |
| NEG00 | 003733 | 68/05  |        |        |        |        |        |       |
| NEG01 | 003740 | 68/14  |        |        |        |        |        |       |
| NEG02 | 004250 | 75/03  |        |        |        |        |        |       |
| NEG03 | 004262 | 75/18  |        |        |        |        |        |       |
| NEG04 | 004266 | 75/25  |        |        |        |        |        |       |
| NEG05 | 006000 | MC     | 68/23  | 69/09  | 69/30  | 69/51  | 70/12  | 70/33 |
|       |        |        | 71/15  | 71/36  | 71/57  | 72/18  | 72/39  | 72/60 |
|       |        |        | 73/42  | 74/03  | 74/24  |        |        |       |
| NG19A | 004250 | 75/10  |        |        |        |        |        |       |
| NG19B | 006741 | 115/42 |        |        |        |        |        |       |
| NG19C | 006750 | 115/51 |        |        |        |        |        |       |
| NG19D | 006754 | 115/55 |        |        |        |        |        |       |
| NG19E | 006760 | 116/04 |        |        |        |        |        |       |
| NG19F | 006764 | 116/10 |        |        |        |        |        |       |
| NG19G | 006770 | 116/15 |        |        |        |        |        |       |
| NG19H | 006774 | 116/20 |        |        |        |        |        |       |
| NG19I | 006780 | 116/25 |        |        |        |        |        |       |
| NG19J | 006784 | 116/30 |        |        |        |        |        |       |
| NG19K | 006787 | 116/04 |        |        |        |        |        |       |
| NG19L | 006793 | 116/10 |        |        |        |        |        |       |
| NG19M | 006796 | 116/17 |        |        |        |        |        |       |
| NG19N | 006799 | 116/24 |        |        |        |        |        |       |
| NG19O | 006793 | 116/31 |        |        |        |        |        |       |
| NG19P | 006790 | 116/37 |        |        |        |        |        |       |
| NG19Q | 006795 | 116/45 |        |        |        |        |        |       |
| NG19R | 006791 | 116/50 |        |        |        |        |        |       |
| NG19S | 005351 | 94/12  |        |        |        |        |        |       |
| NG19T | 005360 | 94/20  |        |        |        |        |        |       |
| NG19U | 005367 | 94/28  |        |        |        |        |        |       |
| NG19V | 005376 | 94/36  |        |        |        |        |        |       |
| NOL00 | 001131 | MC     | 94/02  | 94/11  | 94/19  | 94/27  | 94/35  |       |
| PASL1 | 007445 | 125/10 | 125/24 |        |        |        |        |       |
| PASL2 | 007473 | 125/34 | 125/48 |        |        |        |        |       |
| PASSC | 007357 | 120/20 | 123/32 | 124/03 | 124/10 |        |        |       |
| PASST | 007367 | 124/12 |        |        |        |        |        |       |
| PASST | 000121 | 3/53   | 118/56 | 118/59 | 123/24 | 123/27 | 124/07 |       |
| PASST | 000122 | 3/54   | 118/58 | 123/26 | 124/06 |        |        |       |
| SHIFT | 000075 | MC     | 22/04  | 22/21  | 22/31  | 22/41  | 22/51  | 23/01 |
|       |        |        | 23/21  | 23/31  | 23/41  | 23/51  | 24/01  | 24/11 |
|       |        |        | 24/31  | 24/41  | 25/10  | 25/20  | 25/30  | 25/40 |
|       |        |        | 25/60  | 26/10  | 26/20  | 26/30  | 26/40  | 26/50 |
|       |        |        | 27/10  | 27/20  | 27/30  |        |        |       |
| SHIFZ | 000150 | MC     | 28/03  | 29/02  | 29/16  | 29/30  | 29/44  | 29/58 |
|       |        |        | 30/26  | 30/40  | 30/54  | 31/08  | 31/22  | 31/36 |
|       |        |        | 32/04  | 32/18  | 33/02  | 33/16  | 33/30  | 33/44 |

## 0133 N2LOG

|       |        | 34/12  | 34/26  | 34/40  | 34/54  | 35/08 | 35/22 | 35/36 |
|-------|--------|--------|--------|--------|--------|-------|-------|-------|
|       |        | 35/50  | 36/04  | 36/18  |        |       |       |       |
| STA00 | 005405 | 95/06  |        |        |        |       |       |       |
| STA01 | 005412 | 95/12  |        |        |        |       |       |       |
| STA02 | 005633 | 100/06 |        |        |        |       |       |       |
| STA03 | 005640 | 100/14 |        |        |        |       |       |       |
| STA04 | 005646 | 100/22 |        |        |        |       |       |       |
| STA05 | 005654 | 100/34 |        |        |        |       |       |       |
| STA06 | 005664 | 100/46 |        |        |        |       |       |       |
| STA07 | 005673 | 101/07 |        |        |        |       |       |       |
| STA08 | 005703 | 101/20 |        |        |        |       |       |       |
| STA09 | 005717 | 102/06 |        |        |        |       |       |       |
| STA10 | 005734 | 102/26 |        |        |        |       |       |       |
| STA11 | 005751 | 103/05 |        |        |        |       |       |       |
| STA12 | 005765 | 103/25 | 103/32 | 103/36 |        |       |       |       |
| STA13 | 006210 | 107/05 |        |        |        |       |       |       |
| STA14 | 006225 | 107/20 |        |        |        |       |       |       |
| STES1 | 000000 | MC     | 5/06   | 5/24   | 5/30   | 5/36  | 5/42  | 5/48  |
|       |        |        | 5/06   | 5/07   | 5/13   | 5/19  | 5/25  | 5/31  |
|       |        |        | 5/43   | 5/50   | 5/56   | 7/02  | 7/08  | 7/14  |
|       |        |        | 7/26   | 7/33   | 7/39   | 7/45  | 7/51  | 7/57  |
|       |        |        | 8/09   | 8/16   | 8/22   | 8/28  | 8/34  | 8/40  |
|       |        |        | 8/52   | 8/59   | 9/05   | 9/11  | 9/17  | 9/23  |
|       |        |        | 9/35   | 9/42   | 9/48   | 9/54  | 9/60  | 9/66  |
|       |        |        | 10/18  | 10/25  | 10/31  | 10/37 | 10/43 | 10/49 |
|       |        |        | 11/01  |        |        |       |       |       |
| STES2 | 000021 | MC     | 5/13   | 5/23   | 5/06   | 6/49  | 7/32  | 8/15  |
|       |        |        | 9/41   | 10/24  |        |       |       |       |
| SUB00 | 004272 |        | 76/05  |        |        |       |       |       |
| SUB01 | 004275 |        | 76/09  |        |        |       |       |       |
| SUBTS | 000721 | MC     | 76/17  | 77/02  | 77/21  | 77/40 | 77/59 | 78/18 |
|       |        |        | 78/56  | 79/15  | 79/34  | 79/53 | 80/12 | 80/31 |
|       |        |        | 81/09  | 81/28  | 81/47  |       |       |       |
| SWP00 | 005055 |        | 88/06  |        |        |       |       |       |
| SWP01 | 005080 |        | 88/09  |        |        |       |       |       |
| SWP02 | 005063 |        | 88/12  |        |        |       |       |       |
| SWP03 | 005066 |        | 88/15  |        |        |       |       |       |
| SWPTS | 001045 | MC     | 88/21  | 88/42  | 88/59  | 89/16 | 89/33 | 89/50 |
|       |        |        | 90/24  | 90/41  | 90/58  | 91/15 | 91/32 | 91/49 |
|       |        |        | 92/23  | 92/40  | 92/57  |       |       |       |
| TESTK | 000112 |        | 3/46   | 123/30 | 124/04 |       |       |       |
| TT000 | 007125 |        | 120/06 |        |        |       |       |       |