



FIELD CHANGE ORDER

NO. 18-019

RCSL: 44-RT 1196

MANDATORY ☐	RETROFIT ON FAILURE ☒	OPTIONAL ☐
WARRANTY ☒	NON WARRANTY ☐	

PAGE 1	OF 4
RE: ECH NO.	18-019

MANUFACTURING EFFECTUATION LAM116/37140 and upwards.	EQUIPMENT AFFECTED RC 3500 RC 35-103/104/LAM 116 Low-speed Asynchronous Multiplexer
NOTE	

SCOPE Change of timing components in monostable circuits on PCBA pos. 5. With the tolerances in the timing components and in the IC (74123), the "LOAD DATA" and "LOAD CONTROL" pulse can override (IN TIME) the "CLEAR DATA OUT" pulse.
--

CONT'D ☐

FIELD INSTRUCTION 1. Remove 3 resistors 5K6 1/20W in pos. H18, JJ11 and LL6. Remove 3 capacitors in pos. H18 (470pF), HH12 (220pF) and HH7 (220pF). see page 2. 2. Insert 330pF ± 5 o/o in pos. H18, 220pF ± 5 o/o in pos. H12 and HH7. It is necessary to relocate the 3 resistors (see pages 3 and 4). 3. Place a FCO-Label on the PCBA according to page 3, and code it 18-019.
--


CONT'D ☐

ADDITIONAL COMMENTS Kits may be ordered free of charge from ITS. Technical Manual RCSL: 52-AA071 is replaced by RCSL: 52-AA662, for new units.
--


QTY	PARTS REQUIRED	RC - P.N	DOCUMENTATION ENCLOSED
3	5K25 1 o/o 1/8W	0115-19-137	Circuit Diagram A11553 is replaced by A13057.
2	150pF ± 5 o/o	1-1003	Circuit Diagram A11556 is replaced by A13058
1	330pF ± 5 o/o	1-5217	

TIME REQUIRED 30 mins.	DATE 77.08.29	SIGN. <i>CS</i>
------------------------	---------------	-----------------

PAGE 2 OF 4




NO.	18-019
PAGE	3 OF 4





FIELD CHANGE ORDER



page 1


DATA OUT

SHIFT
CLOCK
- CLEAR
DATA OUT


page 1
CLOCK OUT

page 7
CLOCK IN

1-gen x 2



DOUT 14
DOUT 13
DOUT 12
DOUT 11




DATA OUT REGISTER AND HEADER DECODER

Circuit Diagram

Unit
LAM 108/116
Dwg. No.
A13057

Pos 5
RC 3232 - 1
p 2 of 8
IOI 2

PC 401 10 302
A/S REGNE
ENTRALEN
Designed by
721219 KNEH 730723 IGH
Dwg. Office C
730821 LLM
Design Check
Replaces Dwg. No.
18-019
due to ECM



page 2
page 2

DOUT 8
SEL CNTL

page 2
page 5

LOAD DATA
INPUT ITR

page 2

- SEL DA REG



page 2
page 2

- SEL CNTL
- DOUT 15

3, 4, 97, 98

1, 2, 99, 100

5, 6, 95, 96



STROBE GENERATOR

Circuit Diagram

Pos 5
RC 3232 - 1
p 8 of 8
1018

Unit
LAM 108/116
Dwg. No.
A13058

Replic. Dwg. No. 18-019
 Replaces Dwg. No. 730921 LLM
 Design Check
 Dwg. Office C
 Drawn by 721218 KNEH 730723 IGH
 Designed by 721218 KNEH 730723 IGH
 AIS REGNE CENTRALEN

FIELD CHANGE ORDER



NO: 18-025
ISSUE WEEK 24-78

RCSL 44 - RT 1634

MANDATORY	☐	RETROFIT ON FAILURE	☒
WARRANTY	☒	NON WARRANTY	☐

PAGE 1	OF 3
RE: ECN NO: 18-025	

SERIAL EFFECTIVITY LAM108/116 37150 and upwards.	EQUIPMENT AFFECTED RC 3500 RC35-103/LAM 108 RC35-104/LAM 116 Low speed Asynchronous Multiplexer
NOTE FCO 18-019 is a prerequisite for this FCO.	

REASON FOR CHANGE Change of timing component in monostable circuits to achieve a greater interchangeability in Transmit/Receiver Unit. Meets now the demands of AY-5-1012, AY-5-1013 and TMS 6011.
--

DESCRIPTION OF CHANGE 1. Remove : 2 resistor 5K6 1/20W in pos. JJ10 and JJ15. (see page 2) 2 diodes 1N914 in pos. HH9 and HH14. 2 capacitors 150pF in pos. HH7 and HH12. 1 capacitor 680pF in pos. HH13. 2. Insert : 1 resistor 4K7 1/20W in JJ10. (see page 3) 2 capacitors 220pF in pos. HH7 and HH12. 1 capacitor 1nF in pos. HH13. 2 jumper in pos. HH9 and HH14 (instead of the removed 1N914). 1 resistor 5K25 in JJ15 (see page 3). 3. Code the FCO-Label 18-025.
--

ADDITIONAL COMMENTS


QTY:	PARTS REQUIRED	RC -P/N
1	Resistor 4K7 1/20W	5-7409
2	Capacitors 220pF	1-1217
1	Capacitors 1nF	1-1303
1	Resistor 5K25 1%	0115- 19-137


DOCUMENTATION ENCLOSED Provisional logic diagram (1 page)
--

KITS FREE OF CHARGE FROM ISS:	YES ☒	NO ☐
RETURN CHANGED PARTS TO ISS:	YES ☐	NO ☒

ESTIMATED INSTALLATION TIME:

PROJECT ENGINEER SIGN. BJ	DATE 30/5-78	DEVELOPMENT MANAGER SIGN. JCO	DATE 30/5	SYS. PRODUCTION MANAGER SIGN.	DATE	TECH. SERVICE MANAGER SIGN. Alber	DATE 30/5-78
-------------------------------------	---------------------	---	------------------	----------------------------------	------	---	---------------------





page 2
page 2

DOUT 8
SEL CNTL

page 2
page 5

LOAD DATA
INPUT ITR

page 2

- SEL DA REG

page 2
page 2

- SEL CNTL
- DOUT 15

3, 4, 97, 98

1, 2, 99, 100

5, 6, 95, 96

Ums
LAM 108/116
Dwg No

STROBE GENERATOR

Circuit Diagram

Pos 5
RC 3232 - 1
p 8 of 8
1018

Replicating No
18-019
Replicating No
730821
Design Check
730723 IGH
Designed by
721218 KNEH
A/S REG
V3 32

